Patents Assigned to STMicroelectronics SA.A.
-
Patent number: 11838025Abstract: In an embodiment a radiofrequency doubler includes a first transistor and a second transistor connected in parallel between a first differential output and a first terminal of a current source configured to provide a bias current, a second terminal of the current source being connected to a first supply potential, a third transistor connected between the first terminal of the current source and a second differential output, a circuit configured to apply an AC component of a first differential input and a first DC voltage to a gate of the first transistor, apply an AC component of a second differential input and the first DC voltage to a gate of the second transistor and apply a second DC voltage to a gate of the third transistor, and a feedback loop configured to control the first voltage or the second voltage from a difference between DC components of the first and second differential outputs so as to equalize the DC components.Type: GrantFiled: August 25, 2022Date of Patent: December 5, 2023Assignee: STMICROELECTRONICS SAInventor: Lionel Vogt
-
Patent number: 11824599Abstract: A contactless communication method comprises retro-modulation of a carrier signal received at the terminals of an antenna in an alternation of modulated states and unmodulated states. The modulated state comprises a modulation of a load at the terminals of the antenna at zero impedance, and the transitions from the modulated state to the unmodulated state are controlled at an instant determined by a first delay.Type: GrantFiled: December 3, 2021Date of Patent: November 21, 2023Assignee: STMICROELECTRONICS SAInventor: Julien Goulier
-
Patent number: 11818476Abstract: An embodiment method for estimating a missing or incorrect value in a table of values generated by a photosite matrix comprises a definition of a zone of the table comprising the value to be estimated and other values, referred to as neighboring values, and an estimation of the value to be estimated based on the primary neighboring values and the weight associated with these primary neighboring values, wherein a weight of each neighboring value, referred to as primary neighboring value, of the same colorimetric component as that of the missing or incorrect value to be estimated, is determined according to differences between neighboring values disposed on an axis and neighboring values disposed parallel with this axis and positioned in relation to this axis on the same side as the primary neighboring value for which the weight is determined.Type: GrantFiled: March 12, 2021Date of Patent: November 14, 2023Assignee: STMicroelectronics SAInventors: Valentin Rebiere, Antoine Drouot
-
Patent number: 11811120Abstract: An orthomode junction for separating and/or combining orthogonally-polarized radiofrequency wave signals, comprises a body which has a main cavity forming a main waveguide, which has a blind end, and auxiliary cavities forming auxiliary waveguides, which communicate laterally with the main cavity in the vicinity of the blind end thereof, and a deflection insert situated at the blind end of the main cavity and facing the auxiliary cavities, the deflection insert having different shapes on the side of the auxiliary cavities respectively.Type: GrantFiled: January 4, 2022Date of Patent: November 7, 2023Assignees: STMicroelectronics SA, STMicroelectronics (Crolles 2) SASInventors: Victor Fiorese, Frederic Gianesello, Florian Voineau
-
Publication number: 20230350593Abstract: System, method, and circuitry for simulating a memory architecture to generate a bin image of a file tree for a memory embedded on a programmable computing device. A memory configuration of the memory and a file tree identifying a file structure to be used in the memory are obtained. A bin image of a file system for the memory is generated based on the memory configuration and the file tree using a memory simulator and a file-management-system manager. The bin image is provided to the programmable computing device for storage in the memory.Type: ApplicationFiled: April 29, 2022Publication date: November 2, 2023Applicant: STMICROELECTRONICS SAInventors: Zouhaier AOUAINI, Haithem RAHMANI
-
Patent number: 11800224Abstract: A method includes dividing a field of view into a plurality of zones and sampling the field of view to generate a photon count for each zone of the plurality of zones, identifying a focal sector of the field of view and analyzing each zone to select a final focal object from a first prospective focal object and a second prospective focal object.Type: GrantFiled: November 15, 2022Date of Patent: October 24, 2023Assignees: STMicroelectronics SA, STMicroelectronics, Inc., STMicroelectronics (Research & Development) LimitedInventors: Darin K. Winterton, Donald Baxter, Andrew Hodgson, Gordon Lunn, Olivier Pothier, Kalyan-Kumar Vadlamudi-Reddy
-
Patent number: 11774664Abstract: An embodiment optical device includes a glass plate, a first trench disposed in the glass plate, and a second trench disposed in the glass plate. The second trench crosses the first trench, and the first trench has an open end in a first wall of the second trench. The optical device includes a waveguide disposed inside the first trench, where the waveguide is formed of a material having a refractive index different from that of the glass plate, and a mirror on a second wall of the second trench opposite the first wall and waveguide. The optical device includes an encapsulation layer filling the second trench and covering all of an upper surface of the waveguide and having a refractive index that is different from the waveguide and the glass plate.Type: GrantFiled: September 21, 2020Date of Patent: October 3, 2023Assignee: STMICROELECTRONICS SAInventors: Folly Eli Ayi-Yovo, Cédric Durand, Frédéric Gianesello
-
Publication number: 20230297126Abstract: An electronic device includes a near-field communication module and a powering circuit for delivering a power supply voltage to the near-field communication module. When the near-field communication module is in a low power mode, the powering circuit is configured for an operational mode where it is periodically started to provide the power supply voltage.Type: ApplicationFiled: March 9, 2023Publication date: September 21, 2023Applicants: STMicroelectronics (Rousset) SAS, STMicroelectronics SA, STMicroelectronics (Alps) SASInventors: Alexandre TRAMONI, Florent SIBILLE, Patrick ARNOULD
-
Publication number: 20230290786Abstract: A device includes an active semiconductor layer on top of and in contact with an insulating layer which overlies a semiconductor substrate. A transistor for the device includes a source region, a drain region, and a body region arranged in the active semiconductor layer. The body region of the transistor is electrically coupled to the semiconductor substrate using a conductive via that crosses through the insulating layer.Type: ApplicationFiled: March 7, 2023Publication date: September 14, 2023Applicants: STMicroelectronics (Crolles 2) SAS, STMicroelectronics SAInventors: Sebastien CREMER, Frederic MONSIEUR, Alain FLEURY, Sebastien HAENDLER
-
Patent number: 11757686Abstract: In an embodiment a device includes a first circuit and a second circuit, wherein the first circuit is configured to generate a fourth signal and a fifth signal by applying the phase shift respectively to a first signal and to a second signal and deliver a sixth signal corresponding to a sampling over one bit of the fourth signal, a seventh signal corresponding to a sampling over one bit of the fifth signal, an eighth signal corresponding to a sampling over one bit of a difference between the fourth and fifth signals, and a ninth signal corresponding to a sampling over one bit of a sum between the fourth and fifth signals, wherein the second circuit is configured to receive the sixth, seventh, eighth, and ninth signals and determine, during a first phase where the first and second signals are representative of a first known symbol of a QPSK constellation, a state of a first bit from among a first state and a second state based on the eighth and ninth signals.Type: GrantFiled: July 29, 2022Date of Patent: September 12, 2023Assignee: STMicroelectronics SAInventors: Eric Andre, Lionel Vogt
-
Patent number: 11756172Abstract: The present disclosure relates to a tone mapping method for a succession of images implemented by an image processing device. The method including a) the division of the images of the succession of images in a plurality of sub-blocks of first pixels; b) for a first image (INPUT_IMAGEf) of the succession of images, the creation of a first mini-image (MPICf) comprising pixels of the first mini-image, each pixel of the first mini-image representing a corresponding sub-block of the first image, the intensity of each pixel of the first mini-image being representative of the intensity of the first pixels of the corresponding sub-block; c) the storage of the first mini-image (MPICf) in a memory; and d) for a second image (INPUT_IMAGEf+1) of the succession of images, the modification of the second image according to the first mini-image (MPICf) in order to generate an output image.Type: GrantFiled: February 4, 2021Date of Patent: September 12, 2023Assignees: STMICROELECTRONICS (RESEARCH & DEVELOPMENT) LIMITED, STMICROELECTRONICS SAInventors: Héloïse Eliane Geneviève Gresset, Brian Douglas Stewart
-
Publication number: 20230268338Abstract: An electrostatic discharge protection device is formed using only electrically connected transistors. The transistors include: a first MOS-type transistor forming a clamping circuit coupled between first and second supply nodes; a second MOS-type transistor coupled between the first supply node and a gate terminal of the first MOS-type transistor; and a third MOS-type transistor having a first gate terminal coupled to a gate terminal of the second MOS-type transistor, a second gate terminal coupled to one of the first and second supply nodes, and first and second conduction terminals coupled to the second supply node.Type: ApplicationFiled: January 12, 2023Publication date: August 24, 2023Applicant: STMicroelectronics SAInventor: Philippe GALY
-
Patent number: 11730433Abstract: An X-ray detector includes a first circuit with an NPN-type bipolar transistor and a second circuit configured to compare a voltage at a terminal of the NPN-type bipolar transistor with a reference value substantially equal to a value of the terminal voltage which would occur when the first circuit has been exposed to a threshold quantity of X-rays.Type: GrantFiled: November 18, 2021Date of Patent: August 22, 2023Assignees: STMicroelectronics (Crolles 2) SAS, STMicroelectronics SAInventors: Gilles Gasiot, Severin Trochut, Olivier Le Neel, Victor Malherbe
-
Patent number: 11736148Abstract: An embodiment device comprises a phase locked loop and a frequency locked loop having in common the same controlled oscillator. The device is firstly placed in the card emulation mode at the beginning of a communication between the contactless communication device and a contactless reader, the firstly placing comprising synchronizing within the contactless device, an ALM carrier frequency with a reader carrier frequency by operating at least the phase locked loop, and upon reception by the contactless communication device of an indication sent by the reader indicating a further communication in a peer to peer mode with the reader, the device is secondly placed in the peer to peer mode, the secondly placing including deactivating the phase locked loop and operating the frequency locked loop with a reference clock signal and a frequency set point depending on the reader carrier frequency and the frequency of the reference clock signal.Type: GrantFiled: July 26, 2021Date of Patent: August 22, 2023Assignees: STMICROELECTRONICS SA, STMICROELECTRONICS RAZVOJ POLPREVODNIKOV D.O.O.Inventors: Marc Houdebine, Kosta Kovacic, Florent Sibille
-
Publication number: 20230259463Abstract: A processing system includes a communication system and a processing core configured to generate write requests. A circuit has associated a slave interface circuit configured to manage an address sub-range and selectively forward write requests addressed to a given address. Configuration data specifies whether the given address is protected/unprotected and locked/unlocked. In response to a received write request, address and data are extracted and a determination based on the configuration data is made as to whether the extracted address is protected/unprotected, and locked/unlocked. When the extracted address is unprotected or unlocked, the slave interface forwards the write request. When the extracted address is protected and locked, the slave interface generates an unlock signal in response to a comparison of the extracted address with the extracted data, with the unlock signal being asserted when the extracted data satisfy a predetermined rule with respect to the extracted address.Type: ApplicationFiled: February 14, 2023Publication date: August 17, 2023Applicants: STMicroelectronics S.r.l., STMicroelectronics SAInventors: Roberta VITTIMANI, Federico GOLLER, Riccardo ANGRILLI, Charles AUBENAS
-
Patent number: 11716235Abstract: An OFDM (orthogonal frequency division multiplexing) transmitter includes an inverse fast Fourier transform circuit, which, in operation, generates, based on digital input data, a complex time-varying digital signal having real and imaginary components; and a multiplexer adapted to generate a time-multiplexed digital signal by time-multiplexing one or more of the real components with one or more of the imaginary components.Type: GrantFiled: April 15, 2022Date of Patent: August 1, 2023Assignee: STMICROELECTRONICS SAInventor: Fatima Barrami
-
Publication number: 20230223989Abstract: A near-field communication circuit of a first NFC device alternates, in low power mode, between: first phases of emission of field bursts and second phases spanning an entire duration separating two successive first phases. Each second phase includes a field detector enabling phase. In one implementation, the field detector enabling phase extends all along a duration of the second phase. In an alternate implementation, the field detector enabling phase is interrupted by field detector disabling phases. Each field detector disabling phase has a duration shorter than a minimum duration of each first phase.Type: ApplicationFiled: January 6, 2023Publication date: July 13, 2023Applicants: STMicroelectronics (Rousset) SAS, STMicroelectronics SA, STMicroelectronics Razvoj Polprevodnikov D.O.O.Inventors: Alexandre TRAMONI, Kosta KOVACIC, Florent SIBILLE, Nicolas CORDIER, Anthony TORNAMBE, Jean Remi RUIZ, Guillaume JAUNET
-
Patent number: 11698296Abstract: A light sensor includes a semiconductor substrate supporting a number of pixels. Each pixel includes a photoconversion zone extending in the substrate between a front face and a back face of the substrate. An optical diffraction grating is arranged over the back face of the substrate at a position facing the photoconversion zone of the pixel. For at least two different pixels of the light sensor, the optical diffraction gratings have different pitches. Additionally, the optical grating of each pixel is surrounded by an opaque wall configured to absorb at operating wavelengths of the sensor.Type: GrantFiled: September 17, 2020Date of Patent: July 11, 2023Assignees: STMicroelectronics (Crolles 2) SAS, STMicroelectronics SAInventors: Stephane Monfray, Olivier Le Neel, Frederic Boeuf
-
Patent number: 11677431Abstract: The invention relates to a radio frequency assembly comprising a radio frequency circuit comprising at least one group of N?2 amplifiers (A1, A2) disposed in series on a substrate (1), said assembly comprising a package (2) wherein the substrate (1) is disposed, each amplifier comprising a local grounding point (b1, b2, b3) and a local feed point (a1, a2, a3), said common grounding points being connected to a common ground (GND) outside the package (2), said common feed points being connected to a common power supply (VDD) outside the package, said assembly comprising at least N?1 parallel LC circuits disposed between the common power supply (VDD) and the local feed point (a2, a3) of an amplifier (A2) so as to attenuate the current loops between two amplifiers in series.Type: GrantFiled: November 18, 2020Date of Patent: June 13, 2023Assignee: STMicroelectronics SAInventor: Jocelyn Roux
-
Patent number: 11658479Abstract: Electrostatic discharge (ESD) protection is provided in using a supply clamp circuit using an ESD event actuated MOSFET device. Triggering of the MOSFET device is made at both the gate terminal and the substrate (back gate) terminal. Additionally, the MOSFET device can be formed of cascoded MOSFETs.Type: GrantFiled: September 9, 2020Date of Patent: May 23, 2023Assignees: STMicroelectronics International N.V., STMicroelectronics SAInventors: Radhakrishnan Sithanandam, Divya Agarwal, Ghislain Troussier, Jean Jimenez, Malathi Kar