Patents Assigned to STMicroelectronics (Tours) SAS
-
Publication number: 20230074505Abstract: A converter includes first and second transistors coupled between first and second nodes, and first and second thyristors coupled between the first and second nodes. The converter is controlled for operation to: in first periods, turn the first transistor and second thyristor on and turn the second transistor and the first thyristor off, and in second periods, turn the first transistor and the second thyristor off and turn the second transistor and the first thyristor on. Further control of converter operation includes, for a third period following each first period, turning the first and second transistors off, turning the second thyristor off, and injecting a current into the gate of the first thyristor. Additional control of converter operation includes, for a fourth period following each second period, turning the first and second transistors off, turning the first thyristor off, and injecting a current into the gate of the second thyristor.Type: ApplicationFiled: September 6, 2022Publication date: March 9, 2023Applicant: STMicroelectronics (Tours) SASInventors: Yannick HAGUE, Romain LAUNOIS
-
Publication number: 20230068222Abstract: The present disclosure relates to a method for manufacturing electronic chips comprising, in order: a. forming metal contacts on the side of a first face of a semiconductor substrate, in and on which a plurality of integrated circuits have been previously formed; b. depositing a first protective resin on the metal contacts and the first face of the semiconductor substrate; c. forming first trenches of a first width on the side of a second face of the semiconductor substrate; d. depositing a second protective resin in the first trenches and on the second face of the semiconductor substrate; e. forming second trenches of a second width, less than the first width, opposite the first trenches up to the metal contacts; and f. forming third trenches opposite the second trenches, the third trenches extending through the metal contacts.Type: ApplicationFiled: August 26, 2022Publication date: March 2, 2023Applicant: STMICROELECTRONICS (TOURS) SASInventors: Olivier ORY, Michael DE CRUZ
-
Patent number: 11588190Abstract: A method and system of recharging an electric battery, include an alternation of phases of recharge at a constant current and of phases of recharge at constant voltage.Type: GrantFiled: May 13, 2019Date of Patent: February 21, 2023Assignee: STMicroelectronics (Tours) SASInventor: Emmanuel Bailly
-
Publication number: 20230048614Abstract: The present description concerns a method of manufacturing a device comprising at least one radio frequency component on a semiconductor substrate comprising: a) a laser anneal of a first thickness of the substrate on the upper surface side of the substrate; b) the forming of an insulating layer on the upper surface of the substrate; and c) the forming of said at least one radio frequency component on the insulating layer.Type: ApplicationFiled: August 3, 2022Publication date: February 16, 2023Applicant: STMICROELECTRONICS (TOURS) SASInventor: Patrick HAUTTECOEUR
-
Patent number: 11581304Abstract: The present disclosure provides an electronic device that includes a substrate. The substrate includes a well and a peripheral insulating wall laterally surrounding the well. At least one lateral bipolar transistor is formed in the well, and the at least one transistor has a base region extending under parallel collector and emitter regions. The peripheral insulating wall is widened in a first direction, parallel to the collector and emitter regions, so that the base region penetrates into the peripheral insulating wall.Type: GrantFiled: August 6, 2020Date of Patent: February 14, 2023Assignee: STMicroelectronics (Tours) SASInventor: Olivier Ory
-
Patent number: 11575172Abstract: An electronic device includes a base substrate with a mica substrate thereon. A top face of the mica substrate has a surface area smaller than a surface area of a top face of the base substrate. An active battery layer is on the mica substrate and has a top face with a surface area smaller than a surface area of a top face of the mica substrate. An adhesive layer is over the active battery layer, mica substrate, and base substrate. An aluminum film layer is over the adhesive layer, and an insulating polyethylene terephthalate (PET) layer is over the aluminum film layer. A battery pad is on the mica substrate adjacent the active battery layer, and a conductive via extends to the battery pad. A conductive pad is connected to the conductive via. The adhesive, aluminum film, and PET have a hole defined therein exposing the conductive pad.Type: GrantFiled: January 5, 2022Date of Patent: February 7, 2023Assignee: STMicroelectronics (Tours) SASInventor: Vincent Jarry
-
Patent number: 11574816Abstract: A method for manufacturing electronic chips includes forming, on the side of a first face of a semiconductor substrate, in and on which a plurality of integrated circuits has been formed beforehand, metallizations coupling contacts of adjacent integrated circuits to one another. The method further includes forming, on the side of the first face of the substrate, first trenches extending through the first face of the substrate and laterally separating the adjacent integrated circuits. The first trenches extend through the metallizations to form at least a portion of metallizations at each of the adjacent circuits.Type: GrantFiled: November 25, 2020Date of Patent: February 7, 2023Assignee: STMICROELECTRONICS (TOURS) SASInventors: Michael De Cruz, Olivier Ory
-
Publication number: 20230021534Abstract: The present description concerns an electronic die manufacturing method comprising: a) the deposition of an electrically-insulating resin layer on the side of a first surface of a semiconductor substrate, inside and on top of which have been previously formed a plurality of integrated circuits, the semiconductor substrate supporting on a second surface, opposite to the first surface, contacting pads; and b) the forming, on the side of the second surface of the semiconductor substrate, of first trenches, electrically separating the integrated circuits from one another, the first trenches vertically extending in the semiconductor substrate and emerging into or on top of the resin layer.Type: ApplicationFiled: July 6, 2022Publication date: January 26, 2023Applicant: STMICROELECTRONICS (TOURS) SASInventors: Olivier ORY, Philippe RABIER
-
Publication number: 20220416053Abstract: A vertical semiconductor triode includes a first layer of semiconductor material, the first layer including first and second surfaces, the first surface being in contact with a first electrode forming a Schottky contact.Type: ApplicationFiled: August 30, 2022Publication date: December 29, 2022Applicant: STMICROELECTRONICS (TOURS) SASInventor: Samuel MENARD
-
Patent number: 11532606Abstract: Overvoltage protection circuits are provided. In some embodiments, an overvoltage protection circuit includes a first diode made of a first semiconductor material having a bandgap width greater than that of silicon. A second diode is included and is electrically cross-coupled with the first diode. The second diode is made of a second semiconductor material different from the first semiconductor material.Type: GrantFiled: March 2, 2020Date of Patent: December 20, 2022Assignees: STMicroelectronics (Tours) SAS, STMicroelectronics S.r.l.Inventors: Jean-Michel Simonnet, Sophie Ngo, Simone RascunĂ
-
Publication number: 20220393608Abstract: A circuit includes two input nodes and two output nodes. A rectifier bridge is coupled to the input and output nodes. The rectifier bridge includes a first and second thyristors and a third thyristor coupled in series with a resistor in series. The series coupled third thyristor and resistor are coupled in parallel with one of the first and second thyristors. The first and second thyristors are controlled off, with the third thyristor controlled on, during start up with resistor functioning as an in in-rush current limiter circuit. In normal rectifying operation mode, the first and second thyristors are controlled on, with the third thyristor controlled off.Type: ApplicationFiled: August 16, 2022Publication date: December 8, 2022Applicant: STMicroelectronics (Tours) SASInventors: Yannick HAGUE, Romain LAUNOIS
-
Publication number: 20220393022Abstract: A trench in a semiconductor substrate is lined with a first insulation layer. A hard mask layer deposited on the first insulation layer is used to control performance of an etch that selectively removes a first portion of the first insulating layer from an upper trench portion while leaving a second portion of first insulating layer in a lower trench portion. After removing the hard mask layer, an upper portion of the trench is lined with a second insulation layer. An opening in the trench that includes a lower open portion delimited by the second portion of first insulating layer in the lower trench portion and an upper open portion delimited by the second insulation layer at the upper trench portion, is then filled by a single deposition of polysilicon material forming a unitary gate/field plate conductor of a field effect rectifier diode.Type: ApplicationFiled: April 27, 2022Publication date: December 8, 2022Applicants: STMicroelectronics PTE LTD, STMicroelectronics (Tours) SASInventors: Shin Phay LEE, Voon Cheng NGWAN, Frederic LANOIS, Fadhillawati TAHIR, Ditto ADNAN
-
Patent number: 11515301Abstract: An ESD protection circuit includes a terminal connected to the cathode of a first diode and to the anode of a second diode, where the cathode of the second diode is not made of epitaxial silicon.Type: GrantFiled: March 14, 2019Date of Patent: November 29, 2022Assignees: STMicroelectronics (Tours) SAS, STMicroelectronics S.r.l.Inventors: Aurelie Arnaud, Andrea Brischetto
-
Publication number: 20220375840Abstract: The present disclosure relates to an electronic chip comprising a semiconductor substrate carrying at least one metal contact extending, within the thickness of the substrate, along at least one flank of the chip.Type: ApplicationFiled: May 13, 2022Publication date: November 24, 2022Applicant: STMICROELECTRONICS (TOURS) SASInventors: Olivier ORY, Michael DE CRUZ
-
Publication number: 20220344303Abstract: A method for manufacturing electronic chips includes depositing, on a side of an upper face of a semiconductor substrate, in and on which a plurality of integrated circuits has been formed, a protective resin. The method includes forming, in the protective resin, at least one cavity per integrated circuit, in contact with an upper face of the integrated circuit. Metal connection pillars are formed by filling the cavities with metal. The integrated circuits are separated into individual chips by cutting the protective resin along cut lines extending between the metal connection pillars.Type: ApplicationFiled: July 8, 2022Publication date: October 27, 2022Applicant: STMICROELECTRONICS (TOURS) SASInventors: Ludovic FALLOURD, Christophe SERRE
-
Patent number: 11462624Abstract: A vertical semiconductor triode includes a first layer of semiconductor material, the first layer including first and second surfaces, the first surface being in contact with a first electrode forming a Schottky contact.Type: GrantFiled: December 21, 2018Date of Patent: October 4, 2022Assignee: STMICROELECTRONICS (TOURS) SASInventor: Samuel Menard
-
Publication number: 20220310326Abstract: A vertical capacitor includes a stack of layers conformally covering walls of a first material. The walls extend from a substrate made of a second material different from the first material.Type: ApplicationFiled: June 13, 2022Publication date: September 29, 2022Applicant: STMICROELECTRONICS (TOURS) SASInventor: Mohamed BOUFNICHEL
-
Publication number: 20220311078Abstract: The disclosure relates to microbattery devices and assemblies. In an embodiment, a device includes a plurality of microbatteries, a first flexible encapsulation film, and a second flexible encapsulation film. Each of the microbatteries includes a first contact terminal and a second contact terminal spaced apart from one another. The first flexible encapsulation film includes a first conductive layer electrically coupled to the first contact terminal of each of the microbatteries, and a first insulating layer on the first conductive layer. The second flexible encapsulation film includes a second conductive layer electrically coupled to the second contact terminal of each of the microbatteries, and a second insulating layer on the second conductive layer.Type: ApplicationFiled: June 13, 2022Publication date: September 29, 2022Applicant: STMICROELECTRONICS (TOURS) SASInventor: Mohamed BOUFNICHEL
-
Patent number: 11451157Abstract: A circuit includes two input nodes and two output nodes. A rectifier bridge is coupled to the input and output nodes. The rectifier bridge includes a first and second thyristors and a third thyristor coupled in series with a resistor in series. The series coupled third thyristor and resistor are coupled in parallel with one of the first and second thyristors. The first and second thyristors are controlled off, with the third thyristor controlled on, during start up with resistor functioning as an in in-rush current limiter circuit. In normal rectifying operation mode, the first and second thyristors are controlled on, with the third thyristor controlled off.Type: GrantFiled: October 15, 2020Date of Patent: September 20, 2022Assignee: STMicroelectronics (Tours) SASInventors: Yannick Hague, Romain Launois
-
Patent number: 11437365Abstract: A semiconductor substrate of a first conductivity type is coated with a semiconductor layer of a second conductivity type. A buried region of the second conductivity type is formed an interface between the semiconductor substrate and the semiconductor layer. First and second wells of the first conductivity type are provided in the semiconductor layer. A second region of the second conductivity type is formed in the first well. A third region of the second conductivity type is formed in the second well. The first well, the semiconducting layer, the second well and the third region form a first lateral thyristor. The second well, the semiconductor layer, the first well and the second region form a second lateral thyristor. The buried region and semiconductor substrate form a zener diode which sets the trigger voltage for the lateral thyristors.Type: GrantFiled: March 30, 2020Date of Patent: September 6, 2022Assignee: STMicroelectronics (Tours) SASInventors: Eric Laconde, Olivier Ory