Patents Assigned to Super Talent Electronics, Inc.
-
Patent number: 7535719Abstract: A low-profile Universal-Serial-Bus (USB) assembly includes a modular USB core component that is retractably mounted into an external housing. The modular USB core component includes a PCBA in which all passive components and unpackaged IC chips are attached to a single side of a PCB opposite to the metal contacts. The IC chips (e.g., USB controller, flash memory) are attached to the PCB by wire bonding or other chip-on-board (COB) technique. The passive components are attached by conventional surface mount technology (SMT) techniques. The housing includes a retractable mechanism that facilitates selective exposure of metal contacts, either by sliding a front portion of the modular USB core component into and out of a front opening of the housing, or by providing a cover plate that slidably covers the front portion of the modular USB core component.Type: GrantFiled: October 17, 2007Date of Patent: May 19, 2009Assignee: Super Talent Electronics, Inc.Inventors: Siew S. Hiew, Jin Kyu Kim, Abraham C. Ma, Ming-Shiang Shen
-
Publication number: 20090113121Abstract: A flash controller has a flash interface accessing physical blocks of multi-level-cell (MLC) flash memory. An Extended Universal-Serial-Bus (EUSB) interface loads host commands into a command queue where writes are re-ordered and combined to reduce flash writes. A partial logical-to-physical L2P mapping table in a RAM has entries for only 1 of N sets of L2P mapping tables. The other N?1 sets are stored in flash memory and fetched into the RAM when a L2P table miss occurs. The RAM required for mapping is greatly reduced. A data buffer stores one page of host write data. Sector writes are merged using the data buffer. The data buffer is flushed to flash when a different page is written, while the partial logical-to-physical mapping table is flushed to flash when a L2P table miss occurs, when the host address is to a different one of the N sets of L2P mapping tables.Type: ApplicationFiled: December 31, 2008Publication date: April 30, 2009Applicant: SUPER TALENT ELECTRONICS INC.Inventors: Charles C. Lee, Frank Yu, Abraham C. Ma
-
Patent number: 7524198Abstract: Briefly, an embodiment of the present invention includes a portable flash memory drive with a simplified mechanism, based upon the resilient properties of the material used to create the parts, for reliable extension and retraction of the device's interface plug. The portable flash memory drive is comprised of a metal housing (or case), a printed circuit board (PCB) assembly, PCB support, PCB assembly end cap, an upper, and lower housing, and in some embodiments a fingerprint sensor and/or key ring assembly. The press/push switch mechanism is located on either the side of the portable flash memory device, or the top; and relies upon the resilient properties of the material used to create the metal housing or end cap, to create a smooth, locking mechanism for the extension or retraction of the interface (i.e., USB or firewire) plug.Type: GrantFiled: October 31, 2007Date of Patent: April 28, 2009Assignee: Super Talent Electronics, Inc.Inventors: David Nguyen, Nan Nan, Jim Chin-Nan Ni, Charles Chung Lee, Ming-Shiang Shen
-
Publication number: 20090100295Abstract: A method of testing memory modules comprising jumping through all addressable memory blocks a first and second time is disclosed. Each jumped-to address is determined by first XORing the last two bits of the previous address, and then XORing the first result with a bit representation of the previous jump direction for a second result. The second result determines the direction of the next jump, either upwards or downwards. Each jumped-to address is XORed with its contents, and the result is written to the address. For initially empty and defect-free memory, this results in all 1 values written for the first time jumping, and all 0 values written for the second time jumping. Finally, after the second time jumping, all addressable memory values are checked, and any non-0 value addresses are identified as defective memory cells.Type: ApplicationFiled: December 18, 2008Publication date: April 16, 2009Applicant: SUPER TALENT ELECTRONICS, INC.Inventors: Siew S. HIEW, I-Kang YU, Abraham C. MA, Ming-Shiang SHEN
-
Patent number: 7517252Abstract: Thin solid state drive (SSD) housing structures are described. According to one embodiment of the invention, a structure for housing an SSD includes a pair of brackets configured to support a PCBA of the SSD at either side of the PCBA via one or more ledges with corresponding fastener holes pre-configured thereon. The ledges are attached to inside surface of the brackets. Each of the brackets has a slab shape with a length and a height. The length is parallel to horizontal direction, while the height parallel to vertical. The ledges are located at mid-height and orientated substantially perpendicular to the brackets such that the PCBA is supported horizontally. In order to securely connect the PCBA with the brackets, a plurality of metal fasteners is used. The fasteners are placed through the fastener holes on the ledges and through corresponding alignment holes pre-configured on the PCBA.Type: GrantFiled: December 28, 2007Date of Patent: April 14, 2009Assignee: Super Talent Electronics, Inc.Inventors: Jim Chin-Nan Ni, Siew Sin Hiew, Abraham Chih-Kang Ma, Ming-Shiang Shen
-
Patent number: 7517231Abstract: A solid state drive (SSD) device includes a printed-circuit board assembly (PCBA), a connector mounted on the circuit board, an open-frame support-type housing including first and second parallel elongated brackets extending along opposing peripheral edges of said circuit board, each bracket including a first connecting structure for securing the circuit board to the housing, and a second connecting structure for connecting the housing to an internal rack frame of a host system. The open-frame support type housing does not include a top cover and a bottom cover, whereby both of said opposing first and second surfaces are exposed by first and second openings. The housing includes optional end rails that form a box-like frame. The elongated brackets are formed using die-cast metal, stamped metal, or molded plastic with copper posts. Optional clamp-type brackets clamp along side edges of the PCBA.Type: GrantFiled: October 30, 2007Date of Patent: April 14, 2009Assignee: Super Talent Electronics, Inc.Inventors: Siew S. Hiew, Jim Chin-Nan Ni, Abraham C. Ma, Qijin Li, Nan Nan
-
Publication number: 20090093136Abstract: A dual-personality extended USB (EUSB) system supports both USB and EUSB memory cards using an extended 9-pin EUSB socket. Each EUSB device 101 includes a PCBA having four standard USB metal contact pads disposed on an upper side of a PCB, and several extended purpose contact springs that extend through openings defined in the PCB. A single-shot molding process is used to form both an upper housing portion on the upper PCB surface that includes ribs extending between adjacent contact pads, and a lower molded housing portion that is formed over passive components and IC dies disposed on the lower PCB surface. The passive components are mounted using SMT methods, and the IC dies are mounted using COB methods. The extended 9-pin EUSB socket includes standard USB contacts and extended use contacts that communicate with the PCBA through the standard USB metal contacts and the contact springs.Type: ApplicationFiled: September 19, 2008Publication date: April 9, 2009Applicant: Super Talent Electronics, Inc.Inventors: Siew S. Hiew, Abraham C. Ma, Nan Nan
-
Patent number: 7507119Abstract: A Universal-Serial-Bus (USB) device has a USB plug with reduced wobble. A USB metal wrap around the perimeter of the USB plug is attached to a housing by overmolding. A plug supporter is inserted into the front of the USB metal wrap, and has locking tabs that snap over the inside wall of the housing. Side tabs on the plug supporter fit into side slots on the USB metal wrap to secure the plug supporter inside the USB metal wrap. A circuit board with a USB flash controller has USB metal contacts on an extension end that is inserted through the housing and into the USB metal wrap. The extension end fits underneath top tabs on the plug supporter, preventing the extension end with the USB metal contacts from upward wobble when the USB plug is inserted into a USB socket.Type: GrantFiled: October 12, 2006Date of Patent: March 24, 2009Assignee: Super Talent Electronics, Inc.Inventors: Jim Chin-Nan Ni, Charles C. Lee, Abraham C. Ma, Ming-Shiang Shen
-
Publication number: 20090055667Abstract: A memory system includes power saving arbitrator responsive to a clock oscillator and having a first clock rate. The power saving arbitrator includes an active enable circuit responsive to a host clock and a host command and operative to generate an active enable signal for causing the power saving arbitrator to generate a core logic/memories signal having a second clock rate that is adjustably lower in rate than the first clock rate, said active enable circuit operative to detect the absence of a host command for a predetermined period of time and when the predetermined period of time exceeds a threshold value, the power saving arbitrator operative to reduce the second clock rate.Type: ApplicationFiled: August 20, 2007Publication date: February 26, 2009Applicant: SUPER TALENT ELECTRONICS, INC.Inventors: Jianjun Luo, David Queichang Chow
-
Publication number: 20090049222Abstract: A PCI Express-compatible flash device can include one or more flash memory modules, a controller, and an ExpressCard interface. The controller can advantageously provide PCI Express functionality as well as flash memory operations, e.g. writing, reading, or erasing, using the ExpressCard interface. A PIO interface includes sending first and second memory request packets to the flash device. The first memory request packet includes a command word setting that prepares the flash device for the desired operation. The second memory request packet triggers the operation and includes a data payload, if needed. A DMA interface includes sending the second memory request from the flash device to the host, thereby triggering the host to release the system bus for the DMA operation.Type: ApplicationFiled: October 20, 2008Publication date: February 19, 2009Applicant: Super Talent Electronics, Inc.Inventors: Charles C. Lee, Sun-Teck See, Horng-Yee Chou, I-pieng Peter Kao
-
Publication number: 20090037652Abstract: A flash module has raw-NAND flash memory chips accessed over a physical-block address (PBA) bus by a NVM controller. The NVM controller is on the flash module or on a system board for a solid-state disk (SSD). The NVM controller converts logical block addresses (LBA) to physical block addresses (PBA). Data striping and interleaving among multiple channels of the flash modules is controlled at a high level by a smart storage transaction manager, while further interleaving and remapping within a channel may be performed by the NVM controllers. A SDRAM buffer is used by a smart storage switch to cache host data before writing to flash memory. A Q-R pointer table stores quotients and remainders of division of the host address. The remainder points to a location of the host data in the SDRAM. A command queue stores Q, R for host commands.Type: ApplicationFiled: October 15, 2008Publication date: February 5, 2009Applicant: Super Talent Electronics Inc.Inventors: Frank Yu, Charles C. Lee, Abraham C. Ma
-
Patent number: 7483329Abstract: A dual-voltage secure digital (SD) card can be inserted into a legacy host or a newer host. Legacy hosts drive a high voltage such as 3.3 volts onto the power line of the SD bus, while newer hosts drive the power line with a reduced voltage such as 1.8 volts. A flash and voltage controller chip on the SD card has a controller core that operates at the reduced voltage. A voltage regulator on the SD card, or a power management unit inside the controller chip generates an internal power voltage of 1.8 volts from the dual-voltage SD bus power line. The internal power voltage is applied to the controller core and to a voltage converter that generates a flash power voltage from the internal power voltage. The flash power voltage is applied to flash-memory chips on the SD card that operate at the higher voltage.Type: GrantFiled: January 20, 2007Date of Patent: January 27, 2009Assignee: Super Talent Electronics, Inc.Inventors: Jianjun Luo, Chris Tsu, Charles C. Lee, Ming-Shiang Shen
-
Patent number: 7479039Abstract: A flash-memory device has a printed-circuit board assembly (PCBA) with a PCB with a flash-memory chip and a controller chip. The controller chip includes an external Secure-Digital (SD) interface, and a processing unit to read blocks of data from the flash-memory chip. The PCBA is encased inside an upper case and a lower case, with SD contact pads on the PCB that fit through contact openings in the upper case. Dividers between openings in the upper case that expose the SD contact pads also support the PCB at a slanted angle to the centerline of the device. The PCB slants upward at the far end to allow more thickness for the chips mounted to the bottom surface of the PCB, and slants downward at the insertion end to position the SD contact pads near the centerline. A metal switch-bar or an over-molded controller die may be substituted.Type: GrantFiled: August 29, 2007Date of Patent: January 20, 2009Assignee: Super Talent Electronics, Inc.Inventors: Jim Chin-Nan Ni, Abraham C. Ma, Paul Hsueh, Ming-Shiang Shen
-
Patent number: 7476105Abstract: A flash-memory device has a printed-circuit board assembly (PCBA) with a PCB with a flash-memory chip and a controller chip. The controller chip includes an external Secure-Digital (SD) interface, and a processing unit to read blocks of data from the flash-memory chip. The PCBA is encased inside an upper case and a lower case, with SD contact pads on the PCB that fit through contact openings in the upper case. Dividers between openings in the upper case that expose the SD contact pads also support the PCB at a slanted angle to the centerline of the device. The PCB slants upward at the far end to allow more thickness for the chips mounted to the bottom surface of the PCB. A user-slidable switch may be slanted to compensate for the PCB slant. The PCB may have a flex section to facilitate the slant without a slanted switch.Type: GrantFiled: August 29, 2007Date of Patent: January 13, 2009Assignee: Super Talent Electronics, Inc.Inventors: Jim Chin-Nan Ni, Abraham C. Ma, Paul Hsueh, Ming-Shiang Shen
-
Patent number: 7475174Abstract: A multi-ring memory controller sends request packets to multiple rings of serial flash-memory chips. Each of the multiple rings has serial flash-memory chips with serial links in a uni-directional ring. Each serial flash-memory chip has a bypassing transceiver with a device ID checker that bypasses serial packets to a clock re-synchronizer and bypass logic for retransmission to the next device in the ring, or extracts the serial packet to the local device when an ID match occurs. Serial packets pass through all devices in the ring during one round-trip transaction from the controller. The average latency of one round is constant for all devices on the ring, reducing data-dependent performance, since the same packet latency occurs regardless of the data location on the ring. The serial links can be a Peripheral Component Interconnect (PCI) Express bus. Packets have modified-PCI-Express headers that define the packet type and data-payload length.Type: GrantFiled: July 5, 2007Date of Patent: January 6, 2009Assignee: Super Talent Electronics, Inc.Inventors: David Q. Chow, Charles C. Lee, Frank I-Kang Yu
-
Patent number: 7471556Abstract: Phase-change memory (PCM) cells store data using alloy resistors in high-resistance amorphous and low-resistance crystalline states. The time of the memory cell's set-current pulse can be 100 ns, much longer than read or reset times. The write time thus depends on the write data. The very long write-1 time may require wait states. To eliminate wait states for sequential accesses, the PCM cells are divided into 16 banks. Each bank has its own bank write latch that stores data locally at the bank while the bank is being written. Data lines to the banks are freed up to transfer data to other banks once the data is written into the local bank write latch, allowing the long set-current pulse to be applied locally to slowly grow crystals in the alloy resistors. External host data are buffered and applied to the data lines by an array data mux.Type: GrantFiled: May 15, 2007Date of Patent: December 30, 2008Assignee: Super Talent Electronics, Inc.Inventors: David Q. Chow, Charles C. Lee, Frank I-Kang Yu
-
Publication number: 20080320214Abstract: A solid-state disk (SSD) has a smart storage switch with a smart storage transaction manager that re-orders host commands for accessing downstream single-chip flash-memory devices. Each single-chip flash-memory device has a lower-level controller that converts logical block addresses (LBA) to physical block addresses (PBA) that access flash memory blocks in the single-chip flash-memory device. Wear-leveling and bad block remapping are preformed by each single-chip flash-memory device, and at a higher level by a virtual storage processor in the smart storage switch. Virtual storage bridges between the smart storage transaction manager and the single-chip flash-memory devices bridge LBA transactions over LBA buses to the single-chip flash-memory devices.Type: ApplicationFiled: August 5, 2008Publication date: December 25, 2008Applicant: Super Talent Electronics Inc.Inventors: Abraham C. Ma, David Q. Chow, Charles C. Lee, Frank Yu
-
Publication number: 20080320207Abstract: A multi-level cell (MLC) dual-personality extended fiber optic flash drive includes a MLC dual-personality extended fiber optic Universal Serial Bus (USB) plug connector connected to a dual-personality extended fiber optic flash drive and being removably connectable to a host. The connector is adaptable to receive electrical data and optical data. A transceiver, located on the flash drive, is operative to convert received electrical data to optical data or to convert received optical data to electrical data.Type: ApplicationFiled: April 29, 2008Publication date: December 25, 2008Applicant: SUPER TALENT ELECTRONICS, INC.Inventors: Abraham MA, I-Kang YU, David NGUYEN, Charles C. LEE, Ming-Shiang SHEN
-
Publication number: 20080320209Abstract: High performance and endurance non-volatile memory (NVM) based storage systems are disclosed. According to one aspect of the present invention, a NVM based storage system comprises at least one intelligent NVM device. Each intelligent NVM device includes a control interface logic and NVM. Logical-to-physical address conversion is performed within the control interface logic, thereby eliminating the need of address conversion in a storage system level controller. In another aspect, a volatile memory buffer together with corresponding volatile memory controller and phase-locked loop circuit is included in a NVM based storage system. The volatile memory buffer is partitioned to two parts: a command queue; and one or more page buffers. The command queue is configured to hold received data transfer commands by the storage protocol interface bridge, while the page buffers are configured to hold data to be transmitted between the host computer and the at least one NVM device.Type: ApplicationFiled: June 18, 2008Publication date: December 25, 2008Applicant: Super Talent Electronics, Inc.Inventors: Charles C. Lee, I-Kang Yu, Abraham Chih-Kang Ma, David Q. Chow, Ming-Shiang Shen
-
Publication number: 20080318449Abstract: A multi-level cell (MLC) dual-personality extended External Serial Advanced Technology Attachment (eSATA) flash drive includes a MLC dual-personality extended eSATA plug connector connected to a flash drive and removably connectable to a host. The connector is adaptable to receive electoral data from both a USB and eSATA interface.Type: ApplicationFiled: April 30, 2008Publication date: December 25, 2008Applicant: SUPER TALENT ELECTRONICS, INC.Inventors: Abraham Ma, I-Kang Yu, David Nguyen, Charles C. Lee, Ming-Shiang Shen