Patents Assigned to Texas Instruments Deutschland, GmbH
-
Patent number: 9454437Abstract: A processing device boots or wakes using non-volatile logic element (NVL) array(s) that store a machine state. A standard boot sequence is used to restore a first portion of data. A second portion of data is restored, in parallel with the standard boot sequence, from the NVL array(s). A data corruption check is performed on the second portion of data. If the second data is valid, a standard boot sequence is used to restore a third portion of data. If the second data is invalid or the boot is an initial boot, a standard boot sequence is executed to determine the second portion of data, which is then stored in the NVL array(s). The processing device restores the second portion of the data during a portion of the boot/wake process that is not reading data from other non-volatile devices to avoid overloading the respective power domain.Type: GrantFiled: June 19, 2014Date of Patent: September 27, 2016Assignees: TEXAS INSTRUMENTS INCORPORATED, TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Andreas Waechter, Mark Jung, Steven Craig Bartling, Sudhanshu Khanna
-
Patent number: 9429968Abstract: A power-gated electronic device and a method of operating the same is provided. The power-gated electronic device comprises a low drop out voltage power supply (LDO), an auxiliary power supply and at least one electronic domain having a power gate. The LDO provides a supply voltage to the at least one electronic domain which is coupled to a supply rail of the LDO via a switch, acting as a power gate. The auxiliary power supply comprises at least one current source which is coupled to the electronic domain via an auxiliary switch acting as an auxiliary power gate. The auxiliary power supply is configured to control the auxiliary switch as a function of a voltage difference between a reference voltage and the auxiliary supply voltage.Type: GrantFiled: April 13, 2012Date of Patent: August 30, 2016Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Johannes Gerber, Frank Dornseifer
-
Patent number: 9419431Abstract: One example includes a power converter system. The system includes a switching circuit configured to activate at least one power supply switch in response to a driver signal to provide an output voltage at an output based on an input voltage at an input and based on an inductor current associated with an inductor. The at least one power supply switch includes a parasitic diode that interconnects the inductor and the output. The system also includes a short-circuit protection system configured to detect a short-circuit condition and to deactivate the at least one power supply switch in response to the detection of the short-circuit condition to provide the inductor current from the inductor to the output through the parasitic diode in response to the deactivation of the at least one power supply switch.Type: GrantFiled: May 14, 2014Date of Patent: August 16, 2016Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Franz Prexl, Mariangela De Martino
-
Patent number: 9413239Abstract: An average current mode buck-boost DC to DC converter has a buck stage coupled between an input voltage source terminal and an output terminal. A boost stage is coupled between the input voltage source terminal and the output terminal. A current ramp control circuit generates a ramp signal for driving the buck and boost stages, the ramp signals being coupled to the buck and boost stages. A constant voltage related to the desired output voltage by a constant is applied directly to both a voltage control feedback loop for adjusting the output voltage and directly to an input to the current ramp control circuit, whereby the output voltage can be shifted from one voltage to another by feedforward control.Type: GrantFiled: August 19, 2014Date of Patent: August 9, 2016Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Franz Prexl, Juergen Neuhaeusler
-
Patent number: 9401638Abstract: A DCDC converter includes a controller, an up/down counter, a first power stage and a second power stage. The controller generates an up/down control signal. The up/down counter generates a first power stage control signal and a second power stage control signal based on the up/down control signal. The first power stage generates a first output current at a first phase and at a first voltage based on the first power stage control signal. The second power stage generates a second output current at a second phase based on the second power stage control signal. The up/down counter modifies the first power stage control signal to control the first power stage such that the first output current attenuates from a first power stage output to a secondary first power stage output. The controller can further output a control signal to modify the first voltage of the first power stage.Type: GrantFiled: October 17, 2014Date of Patent: July 26, 2016Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Erich Bayer, Joerg Kirchner, Michael Lueders
-
Publication number: 20160210246Abstract: An instruction cache includes instruction storage, a plurality of lock indicators, and control logic. The instruction storage includes a plurality of cache blocks to store instructions. Each of the lock indicators is associated with one of the cache blocks so as to control access to the associated cache block. The control logic is configured to: set to a write disable state, on access of a given one of the cache blocks, a given one of the lock indictors associated with the given one of the cache blocks; to determine whether a given instruction is stored in the instruction storage; and to deny write access to the given one of the cache blocks that is assigned to store the given instruction based on the given one of the block indicators being set to the write disable state.Type: ApplicationFiled: January 15, 2015Publication date: July 21, 2016Applicant: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Christian Wiencke, Max Gröning, Norbert Reichel
-
Patent number: 9397667Abstract: A method of providing multiple clock frequencies for an integrated circuit having a plurality of modules. A reference clock signal (fin) is frequency division processed to generate sub-divider outputs of fin divided by a plurality of different (i) prime numbers and (ii) prime numbers raised to an integer power to collectively provide a plurality of prime number-based clock signals that each have a frequency divider factor (divider factor) in a predetermined divider range. For at least a portion of other divider factors, two or more of the sub-divider outputs are combined to generate additional clock signals that each provide an additional divider factor. A first module frequency selects at least a first selected clock signal from the prime number-based clock signals and additional clock signals, and a second module frequency selects at least a second selected clock signal from the prime number-based clock signals and additional clock signals.Type: GrantFiled: September 4, 2014Date of Patent: July 19, 2016Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventor: Árni Ingimundarson
-
Patent number: 9395985Abstract: A processor includes an instruction fetch unit and an instruction decode unit. The instruction fetch unit includes an instruction pre-fetch buffer and is configured to fetch instructions from memory into the instruction pre-fetch buffer. The instruction decode unit is coupled to the instruction pre-fetch buffer and upon decoding a call instruction from the instruction pre-fetch buffer, causes next N instruction words of the instruction pre-fetch buffer to be preserved for execution after completing execution of a software module indicated by the call instruction, and causes the instruction fetch unit to begin fetching instructions of the software module from the memory at an address indicated by the call instruction. Upon completion of execution of the software module, the instruction decode unit begins to decode the preserved N instruction words while the instruction fetch unit concurrently fetches instruction words from beginning at an address after the N instruction words.Type: GrantFiled: January 21, 2014Date of Patent: July 19, 2016Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Shrey Bhatia, Christian Wiencke
-
Patent number: 9384109Abstract: A processor includes an execution pipeline that includes a plurality of execution stages, execution pipeline control logic, and a debug system. The execution pipeline control logic is configured to control flow of an instruction through the execution stages. The debug system includes a debug pipeline and debug pipeline control logic. The debug pipeline includes a plurality of debug stages. Each debug pipeline stage corresponds to an execution pipeline stage, and the total number of debug stages corresponds to the total number of execution stages. The debug pipeline control logic is coupled to the execution pipeline control logic. The debug pipeline control logic is configured to control flow through the debug stages of debug information associated with the instruction, and to advance the debug information into a next of the debug stages in correspondence with the execution pipeline control logic advancing the instruction into a corresponding stage of the execution pipeline.Type: GrantFiled: April 17, 2014Date of Patent: July 5, 2016Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Shrey Bhatia, Christian Wiencke, Armin Stingl, Ralph Ledwa, Wolfgang Lutsch
-
Patent number: 9383393Abstract: A dual-comparator circuit includes a main comparator providing a first decision output (outmain) including a main MOS differential pair, and an auxiliary comparator including an auxiliary MOS differential pair providing a second decision output (outaux). The auxiliary comparator receives a differential input voltage (Vin), and generates a control signal that is coupled to an enable input of the main comparator. A first operating mode (OM) is implemented when |Vin|<a predetermined voltage level (PVL), where the control signal activates the main comparator. A second OM is implemented when |Vin|?PVL where the main differential pair is protected by a switch from developing transient voltage input offset (VIO). Logic circuitry has logic inputs receiving outaux and outmain, and a logic output providing a decision result for the dual-comparator circuit using outmain when in the first OM and outaux when in the second OM.Type: GrantFiled: July 10, 2014Date of Patent: July 5, 2016Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Johannes Gerber, Bernhard Ruck, Asif Qaiyum, Ruediger Kuhn
-
Patent number: 9369043Abstract: A DC-DC converter includes a first differential voltage sensor to detect a first inductor current by sensing a first differential voltage across a first power stage of the DC-DC converter. A second differential voltage sensor detects a second inductor current by sensing a second differential voltage across a second power stage of the DC-DC converter. An integrator stage combines the first differential voltage from the first power stage and the second differential voltage from the second power stage to generate a compensation signal to adjust current balancing for the DC-DC converter.Type: GrantFiled: October 23, 2012Date of Patent: June 14, 2016Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Michael Couleur, Stefan Herzer, Nicola Florio
-
Patent number: 9356570Abstract: An apparatus is provided, comprising a single-ended input stage with signals IN_P & IN_N as input and OUT_P & OUT_N as output, wherein the differential input controlled by transistors P1-3 and N1-N3; and a means for weighting (sizing) of transistor (P1 & P3) relative to P2 and (N1 & N3) relative to N2 defines the optimal operation mode.Type: GrantFiled: July 28, 2014Date of Patent: May 31, 2016Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventor: Gerd Rombach
-
Patent number: 9354876Abstract: A processor includes a processor core. The processor core includes a first execution unit and a second execution unit. The first execution unit is configured to 1) execute a complex instruction that requires multiple instruction cycles to execute; 2) generate a wait signal that when asserted suspends execution of instructions by the second execution unit for at least a portion of the execution of the complex instruction; and 3) maintain information defining parameters of the wait signal generation across interruption of the complex instruction by execution of a different instruction in the first execution unit.Type: GrantFiled: June 14, 2013Date of Patent: May 31, 2016Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Horst Diewald, Johann Zipperer
-
Patent number: 9348558Abstract: A processor includes a carry save array multiplier. The carry save array multiplier includes an array of cascaded partial product generators. The array of cascaded partial product generators is configured to generate an output value as a product of two operands presented at inputs of the multiplier. The array of cascaded partial product generators is also configured to generate an output value as a sum of two operands presented at inputs of the multiplier.Type: GrantFiled: August 23, 2013Date of Patent: May 24, 2016Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Christian Wiencke, Armin Stingl
-
Patent number: 9348349Abstract: A mixed signal approach is applied to detect an output voltage condition as applied to a load. A current mode monitoring approach can be adopted and applied in discrete time using a mixed analog and digital approach. For application to various low drop-out voltage regulator situations, a sensing transistor can be connected in parallel with a feedback loop transistor of the low drop-out voltage regulator circuit to create a sensing current that is proportional to the current passing through the feedback loop transistor and thus the output current provided to the load. This sensing approach can be adapted to sense both overload and light load conditions to allow dynamic power control of the device.Type: GrantFiled: April 4, 2014Date of Patent: May 24, 2016Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Johannes Gerber, Matthias Arnold, Ronald Nerlich
-
Patent number: 9342089Abstract: A bandgap reference (BGR) startup verification circuit includes a current minor for receiving an output current from a bandgap reference (BGR) circuit and generating output currents therefrom. A first verification sub-circuit is coupled to receive a first output current to generate a detection voltage (Vdet) and includes a voltage comparator receiving Vdet and a voltage output of the BGR circuit (VBG) to provide a first verification output. A second verification sub-circuit including a voltage comparator is coupled to receive a second output current and a second reference current and provide a second verification output. A third verification sub-circuit includes a current comparator coupled to receive a third output current and a third reference current and provide a third verification output. A digital state machine has inputs receiving the first, second and third verification output, and circuitry for processing these outputs to determine whether the BGR circuit has properly started.Type: GrantFiled: April 25, 2014Date of Patent: May 17, 2016Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Asif Qaiyum, Matthias Arnold, Johannes Gerber
-
Patent number: 9281789Abstract: This invention generally relates to the technical field of integrated circuits. More specifically the invention relates to output stages for providing an output signal, into which an integrated circuit may be used. An aspect relates to an integrated circuit capable of driving an external class-B output stage in a manner that allows providing a continuous output signal over the full range of desired outputs. The integrated circuit may comprise a class-AB output stage working in conjunction with the class-B output stage so as to provide a hybrid output stage. The integrated circuit may prevent dead band problems commonly faced when employing a class-B output stage. The integrated circuit may also reduce the quiescent current of the hybrid output stage. This may have further advantages, such as for example, the output stage producing less heat/power than needs to be dissipated.Type: GrantFiled: October 18, 2013Date of Patent: March 8, 2016Assignee: Texas Instruments Deutschland GmbHInventors: Martijn F. Snoeij, Mikhail V. Ivanov
-
Patent number: 9281355Abstract: An electronic device comprising a semiconductor structure having a back end capacitor and a back end thin film resistor and a method of manufacturing the same. The semiconductor structure includes a first dielectric layer, a bottom plate of the capacitor and a thin film resistor body. The bottom plate and the resistor body are laterally spaced apart portions of the same thin film layer. The bottom plate further includes a conductive layer overlying the thin film layer. A second dielectric layer is disposed on the conductive layer of the bottom plate of the capacitor. A top plate of the capacitor is disposed on the second dielectric layer.Type: GrantFiled: September 30, 2014Date of Patent: March 8, 2016Assignee: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventor: Christoph Dirnecker
-
Patent number: 9270378Abstract: An integrated circuit (IC) for driving a light emitting semiconductor device is provided. The IC includes an input stage configured to receive a first input signal with a first differential pair of bipolar transistors and a second input signal with a second differential pair of bipolar transistors and to provide a pre-driver output signal being a superposition of the first input signal and the second input signal and an output stage including a third differential pair of bipolar transistors for receiving the pre-driver output signal of the input stage and for driving the light emitting semiconductor device in response to the pre-driver output signal, wherein the IC is configured to pre-distort the pre-driver output signal of the input stage so as to compensate a signal distortion of the output stage.Type: GrantFiled: April 21, 2010Date of Patent: February 23, 2016Assignee: Texas Instruments Deutschland GmbHInventors: Dirk Muentefering, Andreas Bock
-
Patent number: 9270180Abstract: A DC-DC converter has a high-side transistor series with a low-side transistor and an inductor connected to a node therebetween, a gate driver circuit has a high-side gate driver circuit coupled to the high-side transistor; a low-side gate driver circuit coupled to the low-side transistor; a minimum pulse with circuit coupled to one of the high-side and low-side gate, the minimum pulse width circuit adaptively controlling a pulse width of a drive signal to the high-side or low-side transistor by the propagation delay of the respective gate driver circuit.Type: GrantFiled: May 3, 2013Date of Patent: February 23, 2016Assignee: Texas Instruments Deutschland GmbHInventor: Markus G. Rommel