Patents Assigned to Texas Instruments
-
Patent number: 11949364Abstract: A method for controlling a stepper motor includes calculating a duty cycle of a current provided to the stepper motor and comparing a difference, between the calculated duty cycle and a base duty cycle of current provided to the stepper motor under a base load condition, to a reference duty cycle value. The method also includes adjusting a peak current level of the current provided to the stepper motor responsive to the comparison.Type: GrantFiled: September 29, 2021Date of Patent: April 2, 2024Assignee: Texas Instruments IncorporatedInventors: Venkata Naresh Kotikelapudi, Ganapathi Shankar Krishnamurthy, Laxman Sreekumar, Siddhartha Gopal Krishna
-
Patent number: 11949995Abstract: A method of de-mosaicing pixel data from an image processor includes generating a pixel block that includes a plurality of image pixels. The method also includes determining a first image gradient between a first set of pixels of the pixel block and a second image gradient between a second set of pixels of the pixel block. The method also includes determining a first adaptive threshold value based on intensity of a third set of pixels of the pixel block. The pixels of the third set of pixels are adjacent to one another. The method also includes filtering the pixel block in a vertical, horizontal, or neutral direction based on the first and second image gradients and the first adaptive threshold value utilizing a plurality of FIR filters to generate a plurality of component images.Type: GrantFiled: August 25, 2022Date of Patent: April 2, 2024Assignee: Texas Instruments IncorporatedInventors: Shashank Dabral, Mihir Narendra Mody, Denis Beaudoin, Niraj Nandan, Gang Hua
-
Patent number: 11949320Abstract: A device includes a current mirror, a switch, first and second current paths, first and second buffers, a variable resistor, a temperature-sensing circuit, and a controller. The first current path is coupled between the current mirror's input and the switch. The switch switches between ground and a transistor based on a control signal. The second current path is coupled between a first current mirror output and ground. The first buffer is coupled to a second current mirror output. The second buffer is coupled to the variable resistor, which is coupled to the first buffer. The temperature-sensing circuit provides a device temperature to the controller, which is coupled to a first buffer output and determines a first adjustment to the first and second current paths and a second adjustment to the variable resistor based on the device temperature.Type: GrantFiled: February 23, 2022Date of Patent: April 2, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Vishnuvardhan Reddy Jaladanki, Preetam Charan Anand Tadeparthy, Scott Ragona, Rengang Chen, Evan Michael Reutzel, Bhaskar Ramachandran
-
Patent number: 11946973Abstract: In an example, a scan flip-flop includes a first transistor and a second transistor coupled to a data input. The scan flip-flop includes a third transistor coupled to a clock input and a fourth transistor coupled to an inverse clock input. The scan flip-flop includes a fifth transistor coupled to a scan enable input and the first transistor, and includes a sixth transistor coupled to an inverse scan enable input and the second transistor. The scan flip-flop includes an input multiplexer that includes a seventh transistor and eighth transistor coupled to the scan data input, a ninth transistor coupled to the scan enable input, and a tenth transistor coupled to the inverse scan enable input. The input multiplexer includes a first diode-connected transistor coupled between a first voltage rail and the seventh transistor, and includes a second diode-connected transistor coupled between a second voltage rail and the eighth transistor.Type: GrantFiled: November 29, 2022Date of Patent: April 2, 2024Assignee: Texas Instruments IncorporatedInventors: Arnab Khawas, Badarish Subbannavar, Madhavan Sainath Rao Pissay
-
Patent number: 11949333Abstract: A controller for a voltage converter, such as a buck converter, includes: a switching regulator circuit having high side and low side switches; comparators configured to compare a voltage of an output circuit to reference voltages; and a control circuit coupled to the current comparators, configured to receive outputs from the comparators, and configured to generate a control signal for alternatingly switching the high side and low side switches off and on, such that the low side switch is off when the high side switch is on, and the high side switch is off when the low side switch is on, and wherein the control circuit includes a latching circuit configured to latch a signal corresponding to at least one of the outputs from the comparators. A method of operating a buck converter in connection with a fixed high-frequency automotive radar system, with reliable over-current detection, is also disclosed.Type: GrantFiled: December 29, 2021Date of Patent: April 2, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Janne Matias Pahkala, Jussi Matti Aleksi Särkkä, Juha Olavi Hauru
-
Patent number: 11947378Abstract: A system and method for controlling clock generation. A system includes a processor configured to execute instructions retrieved from memory, and a clock generation system coupled to the processor. The clock generation system is configured to generate a clock signal that the processor applies to execute the instructions. The clock generation system includes a plurality of configuration registers and selection circuitry. Each of the configuration registers includes fields that control a frequency of the clock signal. The selection circuitry selects which of the plurality of configuration registers determines the frequency at a given time.Type: GrantFiled: January 26, 2021Date of Patent: April 2, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Joerg Harald Hans Jochen Schreiner, Marcus Herzog
-
Patent number: 11946961Abstract: The invention relates to an apparatus and method for tracking energy consumption. An energy tracking system comprises at least one switching element, at least one inductor and a control block to keep the output voltage at a pre-selected level. The switching elements are configured to apply the source of energy to the inductors. The control block compares the output voltage of the energy tracking system to a reference value and controls the switching of the switched elements in order to transfer energy for the primary voltage into a secondary voltage at the output of the energy tracking system. The electronic device further comprises an ON-time and OFF-time generator and an accumulator wherein the control block is coupled to receive a signal from the ON-time and OFF-time generator and generates switching signals for the at least one switching element in the form of ON-time pulses with a constant width ON-time.Type: GrantFiled: February 22, 2021Date of Patent: April 2, 2024Assignee: Texas Instruments IncorporatedInventors: Horst Diewald, Johann Zipperer, Peter Weber, Anton Brauchle
-
Patent number: 11948721Abstract: An apparatus includes a laminate, the laminate including a dielectric layer having a first surface and a second surface opposed to the first surface, and a conductive layer forming a circuit element overlying the first surface of the dielectric layer. The apparatus further includes a magnetic layer over the conductive layer. A first edge surface of the magnetic layer is coplanar with a first edge surface of the laminate, and a second edge surface of the magnetic layer is coplanar with a second edge surface of the laminate.Type: GrantFiled: May 26, 2020Date of Patent: April 2, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Ying-Chuan Kao, Hung-Yu Chou, Dong-Ren Peng, Jun Jie Kuo, Kenji Otake, Chih-Chien Ho
-
Patent number: 11947031Abstract: A radar transceiver includes a receiver. The receiver includes a low noise amplifier a mixer, a baseband filter, an integrator, and a phase shifter. The mixer includes an input coupled to an output of the low noise amplifier. The baseband filter includes an input coupled to an output of the mixer. The integrator includes an input coupled to an output of the baseband filter. The phase shifter includes a control input and an output. The control input is coupled to an output of the integrator.Type: GrantFiled: November 12, 2019Date of Patent: April 2, 2024Assignee: Texas Instruments IncorporatedInventors: Sreekiran Samala, Venkatesh Srinivasan, Vijaya B. Rentala
-
Patent number: 11947832Abstract: An integrated circuit is presented. The integrated circuit has a set of sensor input interfaces and an output interface. The integrated circuit further has a memory with a first and second memory locations. The integrated circuit further has a multi-chip hub module which has a transaction buffer with both a real-time and a non-real-time buffer. The multi-chip hub module has a context mapper, a re-formatter module and an error handling module. The context mapper is configured to map data to the first or second memory location. The multi-chip hub module is configured to process data through the modules and provide processed data to the output interface.Type: GrantFiled: February 9, 2022Date of Patent: April 2, 2024Assignee: Texas Instruments IncorporatedInventors: Sriramakrishnan Govindarajan, Mihir Mody
-
Patent number: 11949417Abstract: Trimming components within an oscillator comprising: a trim-capable current source, wherein the trim-capable current source comprises a trimmable resistor and a trimmable current component, a comparator comprising a first input terminal that couples to the trim-capable current source and the second input terminal that couples to a reference voltage source, a switch coupled to the first input terminal and the trim-capable current source, and a trim-capable capacitor coupled to the switch, wherein the switch is coupled between the trim-capable capacitor and the trim-capable current source.Type: GrantFiled: June 10, 2022Date of Patent: April 2, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Aniruddha Roy, Nitin Agarwal, Rajavelu Thinakaran
-
Patent number: 11948871Abstract: Disclosed embodiments include an integrated circuit (IC) comprising a silicon wafer, first and second conductive lines on the silicon wafer. There are first, second and third insulation blocks with portions on the first and second conductive lines and the silicon wafer, a metal pillar on the surface of the first conductive line opposite the silicon wafer, and a conductive adhesive block on the surface of the second conductive line opposite the silicon wafer. The IC also has a lead frame having first and second leads, and a capacitor having first and second capacitor terminals in which the first capacitor terminal is connected to the second lead using conductive adhesive, the second capacitor terminal is connected to the second conductive line through the conductive adhesive block, and the first lead is coupled to the first conductive line.Type: GrantFiled: May 19, 2021Date of Patent: April 2, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Benjamin Stassen Cook, Yogesh Kumar Ramadass, Salvatore Frank Pavone, Mahmud Halim Chowdhury
-
Publication number: 20240104361Abstract: In one example, a neural network processor comprises a computing engine and a post-processing engine, the post-processing engine configurable to perform different post-processing operations for a range of output precisions and a range of weight precisions. The neural network processor further comprises a controller configured to: receive a first indication of a particular output precision, a second indication of the particular weight precision, and post-processing parameters; and configure the post-processing engine based on the first and second indications and the first and second post-processing parameters. The controller is further configured to, responsive to a first instruction, perform, using the computing engine, multiplication and accumulation operations between input data elements and weight elements to generate intermediate data elements.Type: ApplicationFiled: July 20, 2023Publication date: March 28, 2024Applicant: Texas Instruments IncorporatedInventors: Mahesh M Mehendale, Hetul Sanghvi, Nagendra Gulur, Atul Lele, Srinivasa BS Chakravarthy
-
Publication number: 20240103811Abstract: In one example, a neural network processor comprises an input data register, a weights register, a computing engine configurable to perform multiplication and accumulation (MAC) operations between input data elements of a range of input precisions and weight elements of a range of weight precisions, and a controller. The controller is configured to: receive a first indication of the particular input precision and a second indication of the particular weight precision, and configure the computing engine based on the first and second indications. The controller is also configured to, responsive to an instruction: fetch input data elements and weight elements to the computing engine; and perform, using the computing engine configured based on the first and second indications, MAC operations between the input data elements at the particular input precision and the weight elements at the particular weight precision to generate intermediate output data elements.Type: ApplicationFiled: July 20, 2023Publication date: March 28, 2024Applicant: Texas Instruments IncorporatedInventors: Mahesh M Mehendale, Atul Lele, Nagendra Gulur, Hetul Sanghvi, Srinivasa BS Chakravarthy
-
Publication number: 20240103875Abstract: In one example, a neural network processor comprises a memory interface, an instruction buffer, a weights buffer, an input data register, a weights register, an output data register, a computing engine, and a controller. The controller is configured to: receive a first instruction from the instruction buffer; responsive to the first instruction, fetch input data elements from the memory interface to the input data register, and fetch weight elements from the weights buffer to the weights register. The controller is also configured to: receive a second instruction from the instruction buffer; and responsive to the second instruction: fetch the input data elements and the weight elements from, respectively, the input data register and the weights register to the computing engine; and perform, using the computing engine, computation operations between the input data elements and the weight elements to generate output data elements.Type: ApplicationFiled: July 20, 2023Publication date: March 28, 2024Applicant: Texas Instruments IncorporatedInventors: Mahesh M Mehendale, Nagendra Gulur, Srinivasa BS Chakravarthy, Atul Lele, Hetul Sanghvi
-
Patent number: 11940863Abstract: Described herein is a technology for a wakeup pattern-data stream correlation by a detector to provide a trigger condition for a microcontroller in a wakeup receiver (WuRX). For example, the detector includes a data packet layer with a plurality of index registers that are updated through sampling of data streams. A sample clock is coupled to each of the plurality of index registers to independently activate each of the plurality of index registers. A shared comparator will then compare the updated plurality of index registers to corresponding shift registers that are initialized with rotating wakeup pattern bits. Based upon a number of matching results, the detector generates a triggering signal that facilitates a low-power operating mode to a high-power operating mode change.Type: GrantFiled: November 16, 2021Date of Patent: March 26, 2024Assignee: Texas Instruments IncorporatedInventors: Andreas Michael Schoch, Ernst Muellner
-
Patent number: 11942384Abstract: A semiconductor package including a leadframe has a plurality of leads, and a semiconductor die including bond pads attached to the leadframe with the bond pads electrically coupled to the plurality of leads. The semiconductor die includes a substrate having a semiconductor surface including circuitry having nodes coupled to the bond pads. A mold compound encapsulates the semiconductor die. The mold compound is interdigitated having alternating extended mold regions over the plurality of leads and recessed mold regions in between adjacent ones of the plurality of leads.Type: GrantFiled: October 29, 2021Date of Patent: March 26, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Makoto Shibuya, Masamitsu Matsuura, Kengo Aoya, Hideaki Matsunaga, Anindya Poddar
-
Patent number: 11938715Abstract: A microstructure comprises a plurality of interconnected units wherein the units are formed of graphene tubes. The graphene tubes may be formed by photo-initiating the polymerization of a monomer in a pattern of interconnected units to form a polymer microlattice, removing unpolymerized monomer, coating the polymer microlattice with a metal, removing the polymer microlattice to leave a metal microlattice, depositing graphitic carbon on the metal microlattice, converting the graphitic carbon to graphene, and removing the metal microlattice.Type: GrantFiled: December 21, 2018Date of Patent: March 26, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Luigi Colombo, Nazila Dadvand, Benjamin Stassen Cook, Archana Venugopal
-
Patent number: 11940918Abstract: In described examples, a processor system includes a processor core generating memory transactions, a lower level cache memory with a lower memory controller, and a higher level cache memory with a higher memory controller having a memory pipeline. The higher memory controller is connected to the lower memory controller by a bypass path that skips the memory pipeline. The higher memory controller: determines whether a memory transaction is a bypass write, which is a memory write request indicated not to result in a corresponding write being directed to the higher level cache memory; if the memory transaction is determined a bypass write, determines whether a memory transaction that prevents passing is in the memory pipeline; and if no transaction that prevents passing is determined to be in the memory pipeline, sends the memory transaction to the lower memory controller using the bypass path.Type: GrantFiled: February 13, 2023Date of Patent: March 26, 2024Assignee: Texas Instruments IncorporatedInventors: Abhijeet Ashok Chachad, Timothy David Anderson, Kai Chirca, David Matthew Thompson
-
Patent number: 11943540Abstract: A method for automatic exposure (AE) control is provided that includes receiving statistics for AE control for an image from an image signal processor (ISP) coupled to an image sensor generating the image, computing an exposure value at a current time t (EV(t)) using a cost function based on target characteristics of an image, wherein computation of the cost function uses the statistics, and computing AE settings for the image sensor based on EV(t).Type: GrantFiled: September 30, 2021Date of Patent: March 26, 2024Assignee: Texas Instruments IncorporatedInventors: Gunawath Dilshan Godaliyadda, Mayank Mangla, Gang Hua