Patents Assigned to Vishay-Siliconix
-
Publication number: 20110049614Abstract: In a super junction trench power MOSFET (metal oxide semiconductor field effect transistor) device, a column of p-type dopant in the super junction is separated from a first column of n-type dopant by a first column of oxide and from a second column of n-type dopant by a second column of oxide. In an n-channel device, a gate element for the FET is advantageously situated over the column of p-type dopant; and in a p-channel device, a gate element for the FET is advantageously situated over the column of n-type dopant.Type: ApplicationFiled: August 27, 2009Publication date: March 3, 2011Applicant: VISHAY-SILICONIXInventors: Yang Gao, Kyle Terrill, Deva Pattanayak, Kuo-In Chen, The-Tu Chau, Sharon Shi, Qufei Chen
-
Publication number: 20110049682Abstract: Systems and methods for substrate wafer back side and edge cross section seals. In accordance with a first method embodiment, a silicon wafer of a first conductivity type is accessed. An epitaxial layer of the first conductivity type is grown on a front surface of the silicon wafer. The epitaxial layer is implanted to form a region of an opposite conductivity type. The growing and implanting are repeated to form a vertical column of the opposite conductivity type. The wafer may also be implanted to form a region of the opposite conductivity type vertically aligned with the vertical column.Type: ApplicationFiled: August 31, 2010Publication date: March 3, 2011Applicant: VISHAY-SILICONIXInventors: Hamilton Lu, The-Tu Chau, Kyle Terrill, Deva N. Pattanayak, Sharon Shi, Kuo-In Chen, Robert Xu
-
Publication number: 20110053326Abstract: Methods of fabricating a super junction trench power MOSFET (metal oxide semiconductor field effect transistor) device are described. A column of p-type dopant in the super junction is separated from a first column of n-type dopant by a first column of oxide and from a second column of n-type dopant by a second column of oxide. In an n-channel device, a gate element for the FET is advantageously situated over the column of p-type dopant; and in a p-channel device, a gate element for the FET is advantageously situated over the column of n-type dopant.Type: ApplicationFiled: August 27, 2009Publication date: March 3, 2011Applicant: VISHAY-SILICONIXInventors: Yang Gao, Kyle Terrill, Deva Pattanayak, Kuo-In Chen, The-Tu Chau, Sharon Shi, Qufei Chen
-
Publication number: 20110042742Abstract: In a trench-gated MIS device contact is made to the gate within the trench, thereby eliminating the need to have the gate material, typically polysilicon, extend outside of the trench. This avoids the problem of stress at the upper corners of the trench. Contact between the gate metal and the polysilicon is normally made in a gate metal region that is outside the active region of the device. Various configurations for making the contact between the gate metal and the polysilicon are described, including embodiments wherein the trench is widened in the area of contact. Since the polysilicon is etched back below the top surface of the silicon throughout the device, there is normally no need for a polysilicon mask, thereby saving fabrication costs.Type: ApplicationFiled: November 1, 2010Publication date: February 24, 2011Applicant: VISHAY-SILICONIXInventors: Anup Bhalla, Dorman Pitzer, Jacek Korec, Xiaorong Shi, Sik Lui
-
Patent number: 7880446Abstract: One embodiment of the invention is a compensation circuit that includes a comparator that is coupled to receive a reference voltage. The compensation circuit can also include a capacitance coupled to receive a feedback voltage associated with an output voltage of a converter. Furthermore, the compensation circuit can include an adjustable resistance that is coupled to the capacitance and to the comparator.Type: GrantFiled: February 10, 2006Date of Patent: February 1, 2011Assignee: Vishay-SiliconixInventors: Lu Chen, Bruno Ferrario
-
Patent number: 7868381Abstract: In a trench-gated MIS device contact is made to the gate within the trench, thereby eliminating the need to have the gate material, typically polysilicon, extend outside of the trench. This avoids the problem of stress at the upper corners of the trench. Contact between the gate metal and the polysilicon is normally made in a gate metal region that is outside the active region of the device. Various configurations for making the contact between the gate metal and the polysilicon are described, including embodiments wherein the trench is widened in the area of contact. Since the polysilicon is etched back below the top surface of the silicon throughout the device, there is normally no need for a polysilicon mask, thereby saving fabrication costs.Type: GrantFiled: November 5, 2007Date of Patent: January 11, 2011Assignee: Vishay-SiliconixInventors: Anup Bhalla, Domon Pitzer, Jacek Korec, Xiaorong Shi, Sik Lui
-
Patent number: 7833863Abstract: Embodiments of the present invention provide an improved closed cell trench metal-oxide-semiconductor field effect transistor (TMOSFET). The closed cell TMOSFET comprises a drain, a body region disposed above the drain region, a gate region disposed in the body region, a gate insulator region, a plurality of source regions disposed at the surface of the body region proximate to the periphery of the gate insulator region. A first portion of the gate region and the gate oxide region are formed as parallel elongated structures. A second portion of the gate region and the oxide region are formed as normal-to-parallel elongated structures. A portion of the gate and drain overlap region are selectively blocked by the body region, resulting in lower overall gate to drain capacitance.Type: GrantFiled: April 22, 2008Date of Patent: November 16, 2010Assignee: Vishay-SiliconixInventors: Deva N Pattanayak, Robert Xu
-
Publication number: 20100019751Abstract: One embodiment of the invention is a compensation circuit that includes a comparator that is coupled to receive a reference voltage. The compensation circuit can also include a capacitance coupled to receive a feedback voltage associated with an output voltage of a converter. Furthermore, the compensation circuit can include an adjustable resistance that is coupled to the capacitance and to the comparator.Type: ApplicationFiled: September 30, 2009Publication date: January 28, 2010Applicant: VISHAY-SILICONIXInventors: Lu Chen, Bruno Ferrario
-
Patent number: 7642164Abstract: A method for providing self aligned contacts for a trench power MOSFET is disclosed. The method includes, etching trenches in a substrate through a mask of silicon nitride deposited on an oxide layer, forming a gate oxide layer on the walls of the trenches, applying polysilicon to fill the trenches and to cover the surface of the mask of silicon nitride, removing the polysilicon from the surface of the mask of silicon nitride and applying a photoresist mask to cover a location of a gate bus.Type: GrantFiled: September 27, 2004Date of Patent: January 5, 2010Assignee: Vishay-SiliconixInventors: Robert Q. Xu, Jacek Korec
-
Publication number: 20090278176Abstract: An ultra-short channel hybrid power field effect transistor (FET) device lets current flow from bulk silicon without npn parasitic. This device does not have body but still have body diode with low forward voltage at high current rating. The device includes a JFET component, a first accumulation MOSFET disposed adjacent to the JFET component, and a second accumulation MOSFET disposed adjacent to the JFET component at the bottom of the trench end, or a MOSFET with an isolated gate connecting the source.Type: ApplicationFiled: May 12, 2008Publication date: November 12, 2009Applicant: VISHAY-SILICONIXInventors: Jian Li, King Owyang
-
Publication number: 20090278179Abstract: A semiconductor package has contacts on both sides of the dice on a wafer scale. The back side of the wafer is attached to a metal plate. The scribe lines separating the dice expose the metal plate without extending through the metal plate. A metal layer may be formed on the front side of the dice, covering the exposed portions of the metal plate and extending to side edges of the dice. The metal layer may cover connection pads on the front side of the dice. A second set of scribe lines are made coincident with the first set. Therefore, the metal layer remains on the side edges of the dice coupling the front and the back. As a result, the package is rugged and provides a low-resistance electrical connection between the back and front sides of the dice.Type: ApplicationFiled: July 20, 2009Publication date: November 12, 2009Applicant: VISHAY-SILICONIXInventors: Felix Zandman, Y. Mohammed Kasem, Yueh Se Ho
-
Patent number: 7612431Abstract: Embodiments of the present invention include a method of manufacturing a trench transistor. The method includes forming a substrate of a first conductivity type and implanting a dopant of a second conductivity type, forming a body region of the substrate. The method further includes forming a trench in the body region and depositing an insulating layer in the trench and over the body region wherein the insulating layer lines the trench. The method further includes filling the trench with polysilicon forming a top surface of the trench and forming a diode in the body region wherein a portion of the diode is lower than the top surface of the trench.Type: GrantFiled: January 17, 2008Date of Patent: November 3, 2009Assignee: Vishay-SiliconixInventors: Qufei Chen, Robert Xu, Kyle Terrill, Deva Pattanayak
-
Publication number: 20090256246Abstract: A semiconductor package includes a leadframe which is cup-shaped and holds a semiconductor die. The leadframe is in electrical contact with a terminal on one side of the die, and the leads of the leadframe are bent in such a way that portions of the leads are coplanar with the other side of the die, which also contains one or more terminals. A plastic capsule is formed around the leadframe and die.Type: ApplicationFiled: June 19, 2009Publication date: October 15, 2009Applicant: VISHAY-SILICONIXInventors: Mike Chang, King Owyang, Yueh-Se Ho, Y. Mohammed Kasem, Lixiong Luo, Wei-Bing Chu
-
Patent number: 7595547Abstract: A semiconductor package includes a leadframe which is cup-shaped and holds a semiconductor die. The leadframe is in electrical contact with a terminal on one side of the die, and the leads of the leadframe are bent in such a way that portions of the leads are coplanar with the other side of the die, which also contains one or more terminals. A plastic capsule is formed around the leadframe and die.Type: GrantFiled: June 13, 2005Date of Patent: September 29, 2009Assignee: Vishay-SiliconixInventors: Mike Chang, King Owyang, Yueh-Se Ho, Y. Mohammed Kasem, Lixiong Luo, Wei-Bing Chu
-
Patent number: 7589396Abstract: A semiconductor package with contacts on both sides of the dice on a wafer scale. The back side of the wafer is attached to a metal plate. The scribe lines separating the dice expose the metal plate without extending through the metal plate. A metal layer may be formed on the front side of the dice, covering the exposed portions of the metal plate and extending to side edges of the dice. The metal layer may cover connection pads on the front side of the dice. A second set of scribe lines are made coincident with the first set. Therefore, the metal layer remains on the side edges of the dice coupling the front and the back. As a result, the package is rugged and provides a low-resistance electrical connection between the back and front sides of the dice.Type: GrantFiled: April 10, 2007Date of Patent: September 15, 2009Assignee: Vishay-SiliconixInventors: Felix Zandman, Y. Mohammed Kasem, Yueh-Se Ho
-
Patent number: 7583485Abstract: An electrostatic discharge (ESD) protection circuit for an integrated circuit (IC) that provides ESD protection during an ESD event is disclosed. The electrostatic discharge (ESD) protection circuit includes a first electrostatic discharge (ESD) protection component and a second electrostatic discharge (ESD) protection component coupled in series to the first electrostatic discharge (ESD) protection component. A snapback holding voltage of the electrostatic discharge protection circuit is greater than the operating voltage of the electrostatic discharge protection circuit and a snapback trigger voltage of the electrostatic discharge protection circuit is lower than an oxide breakdown voltage of said integrated circuit.Type: GrantFiled: July 26, 2005Date of Patent: September 1, 2009Assignee: Vishay-SiliconixInventors: Min-Yih Luo, Kyle Terrill, Christoph Werren
-
Publication number: 20090200578Abstract: A self repairing field effect transistor (FET) device, in accordance with one embodiment, includes a plurality of FET cells each having a fuse link. The fuse links are adapted to blow during a high current event in a corresponding cell.Type: ApplicationFiled: February 13, 2008Publication date: August 13, 2009Applicant: VISHAY-SILICONIXInventor: Robert Xu
-
Publication number: 20090174055Abstract: An encapsulation technique for leadless semiconductor packages entails: (a) attaching a plurality of dice (411) to die pads in cavities (41-45, 51-55) of a leadframe, the cavities arranged in a matrix of columns and rows; (b) electrically connecting the dice to a plurality of conducting portions (412-414) of the leadframe; and (c) longitudinally injecting molding material into the cavities along the columns via a plurality of longitudinal gates (46-49, 56-59) of the leadframe to package the dice in the cavities, the longitudinal gates situated between the cavities along the columns.Type: ApplicationFiled: March 10, 2009Publication date: July 9, 2009Applicant: VISHAY-SILICONIXInventor: Frank Kuo
-
Patent number: 7544545Abstract: Embodiments of the present invention include a method of manufacturing a trench polysilicon diode. The method includes forming a N?(P?) type epitaxial region on a N+(P+) type substrate and forming a trench in the N?(P?) type epitaxial region. The method further includes forming a insulating layer in the trench and filling the trench with polysilicon forming a top surface of the trench. The method further includes forming P+(N+) type doped polysilicon region and N+(P+) type doped polysilicon region in the trench and forming a diode in the trench wherein a portion of the diode is lower than the top surface of the trench.Type: GrantFiled: December 28, 2005Date of Patent: June 9, 2009Assignee: Vishay-SiliconixInventors: Qufei Chen, Robert Xu, Kyle Terrill, Deva Pattanayak
-
Publication number: 20090104751Abstract: Systems and methods for narrow semiconductor trench structures. In a first method embodiment, a method for forming a narrow trench comprises forming a first layer of insulating material on a substrate and creating a trench through the first layer of insulating material and into the substrate. A second insulating material is formed on the first layer and on exposed portions of the trench and the second insulating material is removed from the first layer of insulating material and the bottom of the trench. The trench is filled with an epitaxial material and the first layer of insulating material is removed. A narrow trench is formed by the removal of remaining portions of the second insulating material.Type: ApplicationFiled: February 13, 2008Publication date: April 23, 2009Applicant: Vishay-SiliconixInventors: The-Tu Chau, Hoang Le, Kuo-In Chen