Patents Assigned to Yangtze Memory Technology Co., Ltd.
-
Publication number: 20240112741Abstract: A memory device includes at least one memory cell array block and a control logic. The memory cell array block includes multiple layers of memory cells and word line layers provided corresponding to individual layers of memory cells. The memory cell array block is divided into at least two memory cell array subblocks, each subblock comprising a number of layers of memory cells and word line layers provided corresponding to individual layers of memory cells. The control logic is coupled to the memory cell array block, and configured to: erase, read or program the memory cell array block using a block mode or a subblock mode, and when the memory cell array block is erased, read, or programmed under the subblock mode, determine, at least based on a state of one of the two memory cell array subblocks, an operation strategy of the other memory cell array subblock.Type: ApplicationFiled: January 12, 2023Publication date: April 4, 2024Applicant: Yangtze Memory Technologies Co., Ltd.Inventor: Xiaojiang GUO
-
Publication number: 20240112738Abstract: Disclosed herein are memory device, method for program operations. In an aspect, a memory device comprises a memory configured to store a program code and a processor. The processor is configured to perform a first programming to a first cell of the memory device by incremental step pulse programming (ISPP) with a first step voltage. The processor is further configured to perform a second programming to a second cell of the memory device by ISPP with a second step voltage. The first step voltage is larger than the second step voltage. The first cell corresponds to a first target voltage and the second cell corresponds to a second target voltage. The first cell corresponds to a first target voltage and the second cell corresponds to a second target voltage.Type: ApplicationFiled: September 30, 2022Publication date: April 4, 2024Applicant: Yangtze Memory Technologies Co., Ltd.Inventors: Ying HUANG, Hongtao LIU, Yuanyuan MIN, Junbao WANG
-
Patent number: 11948894Abstract: A semiconductor device includes a first stack of layers stacked on a substrate. The first stack of layers includes a source connection layer that is formed by replacing source sacrificial layers. The semiconductor device includes a channel structure that extends in the first stack of layers. The channel structure includes a channel layer that is in contact with the source connection layer in the first stack of layers. Further, the semiconductor device includes a shield structure formed in the first stack of layers. The shied structure encloses a stack of layers without the source connection layer.Type: GrantFiled: December 7, 2020Date of Patent: April 2, 2024Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Yuhui Han, Zhiliang Xia, Wenxi Zhou
-
Patent number: 11948641Abstract: A memory device includes a memory array including a cell, and a controller coupled to the memory array. The controller is configured to control sequentially applying programming voltage pulses to the cell. A pulse width of each of the programming voltage pulses decreases as a pulse count of the programming voltage pulses increases.Type: GrantFiled: December 9, 2021Date of Patent: April 2, 2024Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Ying Huang, Hongtao Liu, Qiguang Wang, Wenzhe Wei
-
Patent number: 11948901Abstract: Aspects of the disclosure provide a semiconductor device. The semiconductor device includes a stack of layers. The stack of layers includes a common source layer, gate layers and insulating layers disposed on a substrate. The gate layers and insulating layers are stacked alternatingly. Then, the semiconductor device includes an array of channel structures formed in an array region. The channel structure extends through the stack of layers and forms a stack of transistors in a series configuration. The channel structure includes a channel layer that is in contact with the common source layer. The common source layer extends over the array region and a staircase region. The semiconductor device includes a contact structure disposed in the staircase region. The contact structure forms a conductive connection with the common source layer.Type: GrantFiled: December 7, 2020Date of Patent: April 2, 2024Assignee: Yangtze Memory Technologies Co., Ltd.Inventor: Kun Zhang
-
Patent number: 11950419Abstract: A three-dimensional (3D) memory device is provided. In an example, the 3D memory device includes a staircase and a plurality of groups of support structures through the staircase. The plurality of groups of support structures are arranged in a first direction, and each of the groups of support structures comprises three support structures, wherein projections of the three support structures form a triangular shape in a plane parallel to the first direction.Type: GrantFiled: April 15, 2021Date of Patent: April 2, 2024Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Zongke Xu, Bin Yuan, Xiangning Wang, Qiangwei Zhang
-
Patent number: 11950399Abstract: Embodiments of semiconductor devices and fabrication methods thereof are disclosed. In an example, a semiconductor device includes a first semiconductor structure including a device layer, a first interconnect layer, and a first bonding layer. The device layer includes a processor and a logic circuit, and the first bonding layer includes a first bonding contact. The semiconductor device also includes a second semiconductor structure including an array of static random-access memory (SRAM) cells, a second interconnect layer, and a second bonding layer including a second bonding contact. The first bonding contact is in contact with the second bonding contact. The processor is electrically connected to the array of SRAM cells through the first interconnect layer, the first bonding contact, the second bonding contact, and the second interconnect layer.Type: GrantFiled: November 11, 2021Date of Patent: April 2, 2024Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventor: Jun Liu
-
Patent number: 11950418Abstract: Embodiments of a three-dimensional (3D) memory device and fabrication methods thereof are disclosed. In an example, a method for forming a 3D memory device includes the following operations. A dielectric stack is formed to have interleaved sacrificial layers and dielectric layers. A stair is formed in the dielectric stack. The stair includes one or more sacrificial layers of the sacrificial layers and one or more dielectric layers of the dielectric layers. The stair exposes one of the sacrificial layers on a top surface and the one or more sacrificial layers on a side surface. An insulating portion is formed to cover the side surface of the stair to cover the one or more sacrificial layers. A sacrificial portion is formed to cover the top surface of the stair. The sacrificial portion is in contact with the one of sacrificial layers. The one or more sacrificial layers and the sacrificial portion are replaced with one or more conductor layers.Type: GrantFiled: March 30, 2021Date of Patent: April 2, 2024Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Xinxin Liu, Jingjing Geng, Zhu Yang, Chen Zuo, Xiangning Wang
-
Publication number: 20240105266Abstract: A method for data erasing of a non-volatile memory device is disclosed. The memory includes multiple memory cell strings each including a select gate transistor and multiple memory cells that are connected in series. The method comprises applying a step erase voltage to one memory cell string for an erase operation, the step erase voltage having a step-rising shaped voltage waveform. The method further comprises, during a period when the step erase voltage rises from an intermediate level to a peak level, raising a voltage of the select gate transistor from a starting level to a peak level, and raising a voltage of a predetermined region from a starting level to a peak level, such that a gate-induced drain leakage current is generated in the one memory cell string. The predetermined region is adjacent to the at least one select gate transistor and includes at least one memory cell.Type: ApplicationFiled: September 22, 2022Publication date: March 28, 2024Applicant: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Tao YANG, Dongxue ZHAO, Lei LIU, Kun ZHANG, Wenxi ZHOU, Zhiliang XIA, Zongliang HUO
-
Publication number: 20240107759Abstract: Aspects of the disclosure provide a semiconductor device. The semiconductor device includes a stack of conductive layers and insulating layers stacked alternatingly in a first direction. The stack of conductive layers and insulating layers has a first side and a second side in the first direction. The semiconductor device then includes a semiconductor layer at the first side of the stack of conductive layers and insulating layers, and a first isolation structure extending through, in the first direction, the semiconductor layer and a subset of the stack of conductive layers and insulating layers. The subset of the stack of conductive layers and insulating layers includes a first conductive layer. The first isolation structure separates a first portion of the first conductive layer from a second portion of the first conductive layer.Type: ApplicationFiled: September 23, 2022Publication date: March 28, 2024Applicant: Yangtze Memory Technologies Co., Ltd.Inventors: LinChun WU, CuiCui KONG, ZhiLiang XIA, ZongLiang HUO
-
Patent number: 11943928Abstract: Embodiments of a channel hole plug structure of 3D memory devices and fabricating methods thereof are disclosed. The memory device includes an alternating layer stack disposed on a substrate, an insulating layer disposed on the alternating dielectric stack, a channel hole extending vertically through the alternating dielectric stack and the insulating layer, a channel structure including a channel layer in the channel hole, and a channel hole plug in the insulating layer and above the channel structure. The channel hole plug is electrically connected with the channel layer. A projection of the channel hole plug in a lateral plane covers a projection of the channel hole in the lateral plane.Type: GrantFiled: April 19, 2022Date of Patent: March 26, 2024Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Li Hong Xiao, Zhenyu Lu, Qian Tao, Yushi Hu, Jun Chen, LongDong Liu, Meng Wang
-
Patent number: 11943923Abstract: Embodiments of methods to form three-dimensional (3D) memory devices include the following operations. First, an initial channel hole is formed in a stack structure of a plurality first layers and a plurality of second layers alternatingly arranged over a substrate. An offset is formed between a side surface of each one of the plurality of first layers and a side surface of each one of the plurality of second layers on a sidewall of the initial channel hole to form a channel hole. A semiconductor channel is formed by filling the channel hole with a channel-forming structure, the semiconductor channel having a memory layer including a plurality of first memory portions each surrounding a bottom of a respective second layer and a plurality of second memory portions each connecting adjacent first memory portions.Type: GrantFiled: August 14, 2019Date of Patent: March 26, 2024Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventor: Li Hong Xiao
-
Patent number: 11942165Abstract: A memory device includes memory cells, and a first latch circuit, a second latch circuit, and a third latch circuit, coupled to the memory cells, wherein the first latch circuit is configured to store verification data during a verification operation, the second latch circuit is configured to store failure pattern data during the verification operation, and the third latch circuit is configured to store program data.Type: GrantFiled: April 20, 2022Date of Patent: March 26, 2024Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventor: Weijun Wan
-
Patent number: 11938562Abstract: Embodiments of systems and methods for dicing a bonded structure are provided. A method for dicing a bonded structure includes thinning a top surface and a bottom surface of a bonded structure. The bonded structure may have a first wafer and a second wafer bonded with a bonding interface. The method may also include forming a series of ablation structures in the first wafer and the second wafer. The series of ablation structures may be between a first part and a second part of the bonded structure. The method may also include separating the first part and the second part of the bonded structure along the series of ablation structures.Type: GrantFiled: September 28, 2021Date of Patent: March 26, 2024Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Feiyan Wang, Xianbin Wang, Yongwei Li
-
Publication number: 20240099008Abstract: According to an aspect of the disclosure, a semiconductor device is provided. The semiconductor device includes a stack structure that includes alternating insulating layers and word line layers. The semiconductor device also includes a first channel structure extending through the stack structure, a first top select gate (TSG) layer over the stack structure, and a second TSG layer over the first TSG layer. The semiconductor device further includes a second channel structure extending through the first and second TSG layers, where the second channel structure is positioned over and coupled to the first channel structure.Type: ApplicationFiled: September 15, 2022Publication date: March 21, 2024Applicant: Yangtze Memory Technologies Co., Ltd.Inventors: Tingting GAO, ZhiLiang XIA, Xiaoxin LIU, Xiaolong DU, Changzhi SUN, Jiayi LIU, ZongLiang HUO
-
Patent number: 11935862Abstract: Three-dimensional (3D) memory devices and methods for forming the same are disclosed. In certain aspects, a 3D memory device includes a first semiconductor structure, a second semiconductor structure opposite to the first semiconductor structure, and an interface layer between the first semiconductor structure and the second semiconductor structure. The first semiconductor structure includes a memory stack having a plurality of interleaved stack conductive layers and stack dielectric layers. The second semiconductor structure includes a plurality of peripheral circuits electrically connected to the memory stack. The interface layer includes single crystalline silicon and a plurality of interconnects between the memory stack and the peripheral circuits.Type: GrantFiled: June 22, 2021Date of Patent: March 19, 2024Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventor: Kun Zhang
-
Patent number: 11935596Abstract: In certain aspects, a three-dimensional (3D) memory device includes a first semiconductor structure, a second semiconductor structure, and a bonding interface between the first semiconductor structure and the second semiconductor structure. The first semiconductor structure includes an array of memory cells, a first peripheral circuit of the array of memory cells, and a polysilicon layer between the array of memory cells and the first peripheral circuit. The first peripheral circuit includes a first transistor. The second semiconductor structure includes a second peripheral circuit of the array of memory cells. The second peripheral circuit includes a second transistor.Type: GrantFiled: September 22, 2021Date of Patent: March 19, 2024Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Yanhong Wang, Wei Liu, Liang Chen, Zhiliang Xia, Wenxi Zhou, Kun Zhang, Yuancheng Yang
-
Patent number: 11935619Abstract: The present disclosure provides buffer circuits of 3D NAND memory device. In some embodiments, the buffer circuit comprises a first bit line segment sensing branch connected to a first bit line segment and including a low-voltage latch, and a second bit line segment sensing branch connected to a second bit line segment and including a sensing latch. The first bit line segment sensing branch and the second bit line segment sensing branch are parallel connected to a sensing node of the page buffer circuit.Type: GrantFiled: March 4, 2022Date of Patent: March 19, 2024Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Teng Chen, Yan Wang, Masao Kuriyama
-
Patent number: 11937427Abstract: In certain aspects, a first opening extending vertically through a first dielectric deck including a first plurality of interleaved sacrificial layers and dielectric layers above a substrate is formed. A high-k dielectric layer and a channel sacrificial layer free of polysilicon are subsequently formed along a sidewall of the first opening. A second opening extending vertically through a second dielectric deck including a second plurality of interleaved sacrificial layers and dielectric layers on the first dielectric deck is formed to expose the channel sacrificial layer in the first opening. The channel sacrificial layer is removed in the first opening. A memory film and a semiconductor channel are subsequently formed over the high-k dielectric layer along sidewalls of the first and second openings.Type: GrantFiled: May 24, 2021Date of Patent: March 19, 2024Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Shuangshuang Peng, Jingjing Geng, Jiajia Wu, Tuo Li
-
Patent number: 11934281Abstract: In certain aspects, a memory device includes an array of memory cells, an input/output (I/O) circuit, and I/O control logic coupled to the I/O circuit. The array of memory cells includes P groups of banks. P redundant banks are included in and shared by the P groups of banks. The I/O circuit is coupled to the P groups of banks and configured to direct P×N pieces of data to or from P×N working banks, respectively. The I/O control logic is configured to determine the P×N working banks from the P groups of banks based on bank fail information indicative of K failed main banks from the P groups of banks. The P×N working banks include K redundant banks of the P redundant banks. The I/O control logic is also configured to control the I/O circuit to direct P×N pieces of data to or from the P×N working banks, respectively.Type: GrantFiled: September 4, 2021Date of Patent: March 19, 2024Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventor: Qiang Tang