Patents Examined by Ali Naraghi
-
Patent number: 12046635Abstract: A cell architecture for vertical field-effect transistors (VFETs) is provided. The cell architecture includes: top source/drain (S/D) contact structure having a square shape in a plan view; and horizontal metal patterns formed on the top S/D contact structures and extended in an X-direction to be connected to a vertical pattern through with an output signal of a logic circuit formed by the VFETs. The cell architecture further includes a gate contact structure formed on a gate connection pattern connecting gates of the VFETs, wherein a super via is formed on the gate contact structure to receive an input signal of the logic circuit.Type: GrantFiled: October 26, 2021Date of Patent: July 23, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jung Ho Do, Rwik Sengupta
-
Patent number: 12046672Abstract: The present disclosure provides a semiconductor device and a manufacturing method thereof, and an electronic device including the semiconductor device. The semiconductor device may include: a substrate; a first source/drain region, a channel region and a second source/drain region stacked sequentially on the substrate and adjacent to each other, and a gate stack formed around an outer periphery of the channel region; wherein the gate stack has a thickness varying in a direction perpendicular to a top surface of the substrate.Type: GrantFiled: December 4, 2020Date of Patent: July 23, 2024Assignee: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCESInventor: Huilong Zhu
-
Patent number: 12035556Abstract: There is provided a display device including a cover plate and a display panel; the cover plate includes a middle plane part, a first edge curved surface part, a second edge covered surface part and a corner curved surface part; the display panel includes a middle part, an edge part and a corner part; the middle part is arranged corresponding to the middle plane part; the edge part includes a first edge part and a second edge part; the first edge part and the first edge curved surface part are arranged correspondingly, and the second edge part and the second edge curved surface part are arranged correspondingly; the corner part and the corner curved surface part are correspondingly arranged; the middle part is in a display area; at least a portion of the edge part and the corner part adjacent to the middle part is in the display area.Type: GrantFiled: March 20, 2020Date of Patent: July 9, 2024Assignees: CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD., BOE TECHNOLOGY GROUP CO., LTD.Inventors: Xinpeng Wang, Xiaolong Zhu, Hengzhen Liang, Fan Li, Wenxiao Niu, Hao Huang
-
Patent number: 12035527Abstract: A method for fabricating a semiconductor device includes preparing a lower structure including an interconnection, forming a first contact plug coupled to the interconnection, and forming an alternating stack of dielectric layers and sacrificial layers over the first contact plug and the lower structure. The method further includes forming an opening that penetrates the alternating stack and exposes the first contact plug, forming a sacrificial plug including a void in the opening, forming a contact hole that exposes the first contact plug by etching a portion of the sacrificial plug, and forming a second contact plug in the contact hole.Type: GrantFiled: July 13, 2021Date of Patent: July 9, 2024Assignee: SK hynix Inc.Inventor: Yoo Hyun Noh
-
Patent number: 12027575Abstract: A semiconductor structure includes a trench capacitor, a stacked capacitor, a first electrode plate, and a second electrode plate. The trench capacitor is located in a substrate, in which the trench capacitor has a first conductive structure and a first dielectric structure in contact with the first conductive structure. The stacked capacitor has a second conductive structure and a second dielectric structure in contact with the second conductive structure, in which the stacked capacitor is at least partially aligned with the trench capacitor in an axis vertical to a top surface of the substrate, and the first and second conductive structures are electrically connected. The trench capacitor and the stacked capacitor are electrically connected in parallel between the first and second electrode plates.Type: GrantFiled: June 12, 2023Date of Patent: July 2, 2024Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Ting-Cih Kang, Hsih-Yang Chiu
-
Patent number: 12027554Abstract: In some embodiments, the present disclosure relates to an integrated chip that includes a first image sensing element and a second image sensing element arranged over a substrate. A first micro-lens is arranged over the first image sensing element, and a second micro-lens is arranged over the second image sensing element. A composite deep trench isolation structure is arranged between the first and second image sensing elements. The composite deep trench isolation structure includes a lower portion arranged over the substrate and an upper portion arranged over the lower portion. The lower portion includes a first material, and the upper portion includes a second material that has a higher reflectivity than the first material.Type: GrantFiled: January 8, 2021Date of Patent: July 2, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Che Wei Yang, Sheng-Chan Li, Tsun-Kai Tsao, Chih-Cheng Shih, Sheng-Chau Chen, Cheng-Yuan Tsai
-
Patent number: 12022740Abstract: A method for forming a semiconductor structure is provided. The method includes providing a substrate, where the substrate includes a conductive layer therein, and a surface of the substrate exposes a surface of the conductive layer; forming a groove adjacent to the conductive layer in the substrate, where the groove exposes a portion of a sidewall surface of the conductive layer; and forming a lower electrode layer in the groove and on a top surface of the conductive layer.Type: GrantFiled: April 18, 2023Date of Patent: June 25, 2024Assignees: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventor: Ming Zhou
-
Patent number: 12021098Abstract: Disclosed is an image sensor comprising a substrate that includes a plurality of pixel groups each including a plurality of pixel regions, a plurality of color filters two-dimensionally arranged on a first surface of the substrate, and a pixel separation structure in the substrate. The pixel separation structure includes a first part that defines each of the pixel regions and a second part connected to the first part. The second part runs across an inside of each of the pixel regions.Type: GrantFiled: May 24, 2021Date of Patent: June 25, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Heegeun Park, Kyungho Lee, Jangho Moon, Minchul Lee, Soyoung Jeong
-
Patent number: 12014973Abstract: A method includes providing a processed first wafer having front and back sides and including power semiconductor dies implemented within the wafer by processing its front side, each die having a first load terminal at the front side and a second load terminal at the back side; providing an unprocessed second wafer made of an electrically insulating material and having first and second opposing sides; forming a plurality of recesses within the second wafer; filling the plurality of recesses with a conductive material; forming a stack by attaching, prior or subsequent to filling the recesses, the second wafer to the front side of the first wafer, the conductive material electrically contacting the first load terminals of the power semiconductor dies; and ensuring that the conductive material provides an electrical connection between the first side and the second side of the second wafer.Type: GrantFiled: July 6, 2021Date of Patent: June 18, 2024Assignee: Infineon Technologies Austria AGInventors: Andreas Riegler, Christian Fachmann
-
Patent number: 12014999Abstract: This disclosure is related to integrating optoelectronics microdevices into a system substrate for efficient and durable electrical bonding between two substrates at low temperature. 2D nanostructures and 3D scaffolds may create interlocking structures for improved bonding properties. Addition of nanoparticles into the structure creates high surface area for better conduction. Application of curing agents before or after alignment of micro devices and receiving substrates further assists with formation of strong bonds.Type: GrantFiled: September 24, 2020Date of Patent: June 18, 2024Assignee: VueReal Inc.Inventors: Gholamreza Chaji, Bahareh Sadeghimakki
-
Patent number: 12009417Abstract: A GaN-based high electron mobility transistor (HEMT) device includes a semiconductor structure comprising a channel layer and a barrier layer sequentially stacked on a substrate, a drain contact and a source contact on the barrier layer, and a gate contact on the barrier layer between the drain contact and the source contact. A sheet resistance of a drain access region and/or a source access region of the semiconductor structure is between 300 and 400 ?/sq.Type: GrantFiled: May 20, 2021Date of Patent: June 11, 2024Assignee: MACOM Technology Solutions Holdings, Inc.Inventors: Kyle Bothe, Joshua Bisges
-
Patent number: 12009378Abstract: To provide a solid-state imaging device capable of improving image quality and an electronic apparatus equipped with the solid-state imaging device. There is provided a solid-state imaging device including a pixel array unit in which a plurality of pixels is one-dimensionally or two-dimensionally arrayed, the pixel array unit including a color filter and a semiconductor substrate for each pixel, a partition layer being formed between the color filters, the partition layer having a first width and a second width in order from a light incident side, the first width and the second width being different, and the second width being larger than the first width, and there is further provided an electronic apparatus equipped with the solid-state imaging device.Type: GrantFiled: April 3, 2019Date of Patent: June 11, 2024Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventor: Tetsuya Yamaguchi
-
Patent number: 11996151Abstract: A memory array comprising laterally-spaced memory blocks individually comprises a vertical stack comprising alternating insulative tiers and conductive tiers. Channel-material strings of memory cells extend through the insulative tiers and the conductive tiers. The laterally-spaced memory blocks in a lower one of the conductive tiers comprises elemental-form metal that extends longitudinally-along the laterally-spaced memory blocks proximate laterally-outer sides of the laterally-spaced memory blocks. A metal silicide or a metal-germanium compound is directly against laterally-inner sides of the elemental-form metal in the lower conductive tier and that extends longitudinally-along the laterally-spaced memory blocks in the lower conductive tier. The metal of the metal silicide or of the metal-germanium compound is the same as that of the elemental-form metal. Other embodiments, including method, are disclosed.Type: GrantFiled: May 10, 2021Date of Patent: May 28, 2024Assignee: Micron Technology, Inc.Inventors: Jordan D. Greenlee, John D. Hopkins, Andrew Li, Alyssa N. Scarbrough
-
Patent number: 11997907Abstract: According to one embodiment, a display device includes a substrate, a pixel circuit, an insulating layer including a contact hole, a lower electrode connected to the pixel circuit via the contact hole, an upper electrode, an organic layer between the lower electrode and the upper electrode, a rib formed of an inorganic material and including an aperture, and a partition above the rib. The organic layer includes a first organic layer in contact with the lower electrode via the aperture and a second organic layer located on the partition and spaced apart from the first organic layer. The partition overlaps an entire of the contact hole in plan view.Type: GrantFiled: August 29, 2023Date of Patent: May 28, 2024Assignee: JAPAN DISPLAY INC.Inventor: Hiroshi Tabatake
-
Patent number: 11985906Abstract: A magnetic tunnel junction (MTJ) memory cell and a metallic etch mask portion are formed over a substrate. At least one dielectric etch stop layer is deposited over the metallic etch mask portion, and a via-level dielectric layer is deposited over the at least one dielectric etch stop layer. A via cavity may be etched through the via-level dielectric layer, and a top surface of the at least one dielectric etch stop layer is physically exposed. The via cavity may be vertically extended by removing portions of the at least one dielectric etch stop layer and the metallic etch mask portion. A contact via structure is formed directly on a top surface of the top electrode in the via cavity to provide a low-resistance contact to the top electrode.Type: GrantFiled: March 12, 2021Date of Patent: May 14, 2024Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Yu-Feng Yin, Tai-Yen Peng, An-Shen Chang, Han-Ting Tsai, Qiang Fu, Chung-Te Lin
-
Patent number: 11985825Abstract: A memory array device includes a stack of transistors over a semiconductor substrate, a first transistor of the stack being disposed over a second transistor of the stack. The first transistor includes a first memory film along a first word line and a first channel region along a source line and a bit line, the first memory film being disposed between the first channel region and the first word line. The second transistor includes a second memory film along a second word line and a second channel region along the source line and the bit line, the second memory film being disposed between the second channel region and the second word line. The memory array device includes a first via electrically connected to the first word line and a second via electrically connected to the second word line, the second staircase via and the first staircase via having different widths.Type: GrantFiled: April 15, 2021Date of Patent: May 14, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Meng-Han Lin, Feng-Cheng Yang, Sheng-Chen Wang, Sai-Hooi Yeong, Yu-Ming Lin, Han-Jong Chia
-
Patent number: 11980083Abstract: A method of manufacturing a thin film transistor includes: forming an active pattern on a substrate; forming an insulating layer and a gate electrode layer on the active pattern in order; forming a photoresist pattern on the gate electrode layer; forming a preliminary gate electrode by wet etching the gate electrode layer using the photoresist pattern; forming an insulating pattern by dry etching the insulating layer using the photoresist pattern and the preliminary gate electrode; and forming a gate electrode by wet etching a side surface of the preliminary gate electrode using the photoresist pattern.Type: GrantFiled: March 27, 2020Date of Patent: May 7, 2024Assignee: Samsung Display Co., Ltd.Inventors: Keum Hee Lee, Joongeol Kim, Kap Soo Yoon, Woo Geun Lee, Seung-Ha Choi, Jiyun Hong
-
Patent number: 11978795Abstract: A semiconductor device and a method of manufacturing the same. The semiconductor device has a substrate in which recess regions are formed and semiconductor regions acting as a source region or a drain region is defined between the recess regions; a gate insulating layer disposed on an inner surface of each recess region; a recess gate disposed on the gate insulating layer in each recess region; an insulating capping layer disposed above the recess gate in each recess region; a metallic insertion layer disposed between a side surface of the recess gate and a side surface of the insulating capping layer and facing with a side surface of the source region or the drain region; and an intermediate insulating layer disposed between the metallic insertion layer and the recess gate to electrically insulate the metallic insertion layer from the recess gate.Type: GrantFiled: September 21, 2021Date of Patent: May 7, 2024Assignees: SK hynix Inc., KOREA UNIVERSITY RESEARCH AND BUSINESS FOUNDATIONInventors: Hyun-Yong Yu, Seung Geun Jung, Mu Yeong Son
-
Patent number: 11978710Abstract: An integrated circuit includes a substrate having at least one first domain and at least one second domain that is different from the at least one first domain. A trap-rich region is provided in the substrate at the locations of the at least one second domain only. Locations of the at least one first domain do not include the trap-rich region.Type: GrantFiled: June 28, 2021Date of Patent: May 7, 2024Assignee: STMicroelectronics (Crolles 2) SASInventor: Didier Dutartre
-
Patent number: 11973143Abstract: Integrated circuit structures having source or drain structures and germanium N-channels are described. In an example, an integrated circuit structure includes a fin having a lower fin portion and an upper fin portion, the upper fin portion including germanium. A gate stack is over the upper fin portion of the fin. A first source or drain structure includes an epitaxial structure embedded in the fin at a first side of the gate stack. A second source or drain structure includes an epitaxial structure embedded in the fin at a second side of the gate stack. Each epitaxial structure includes a first semiconductor layer in contact with the upper fin portion, and a second semiconductor layer on the first semiconductor layer. The first semiconductor layer comprises silicon, germanium and phosphorous, and the second semiconductor layer comprises silicon and phosphorous.Type: GrantFiled: March 28, 2019Date of Patent: April 30, 2024Assignee: Intel CorporationInventors: Ryan Keech, Benjamin Chu-Kung, Subrina Rafique, Devin Merrill, Ashish Agrawal, Harold Kennel, Yang Cao, Dipanjan Basu, Jessica Torres, Anand Murthy