Patents Examined by Belur V Keshavan
-
Patent number: 6734550Abstract: An in-situ cap for an integrated circuit device such as a micromachined device and a method of making such a cap by fabricating an integrated circuit element on a substrate; forming a support layer over the integrated circuit element and forming a cap structure in the support layer covering the integrated circuit element.Type: GrantFiled: October 15, 2002Date of Patent: May 11, 2004Assignee: Analog Devices, Inc.Inventors: John R. Martin, Richard H. Morrison, Jr.
-
Patent number: 6727116Abstract: A semiconductor device package is disclosed which is substantially die-sized with respect to each of the X, Y and Z axes. The package includes outer connectors that are located along at least one peripheral edge thereof and that extend substantially across the height of the peripheral edge. Each outer connector is formed by severing a conductive via that extends substantially through a substrate blank, such as a silicon wafer, at a street located adjacent to an outer periphery of the semiconductor device of the package. The outer connectors may include recesses that at least partially receive conductive columns protruding from a support substrate therefor. Assemblies may include the packages in stacked arrangement, without height-adding connectors.Type: GrantFiled: June 27, 2002Date of Patent: April 27, 2004Assignee: Micron Technology, Inc.Inventors: Chia Yong Poo, Boon Suan Jeung, Low Siu Waf, Chan Min Yu, Neo Yong Loo, Chua Swee Kwang
-
Patent number: 6723631Abstract: The copper interconnect formed by the use of a damascene technique is improved in dielectric breakdown strength (reliability). During post-CMP cleaning, alkali cleaning, a deoxidizing process due to hydrogen annealing or the like, and acid cleaning are carried out in this order. After the post-CMP cleaning and before forming an insulation film for a cap film, hydrogen plasma and ammonia plasma processes are carried out on the semiconductor substrate. In this way, a copper-based buried interconnect is formed in an interlayer insulation film structured of an insulation material having a low dielectric constant.Type: GrantFiled: September 28, 2001Date of Patent: April 20, 2004Assignee: Renesas Technology CorporationInventors: Junji Noguchi, Shoji Asaka, Nobuhiro Konishi, Naohumi Ohashi, Hiroyuki Maruyama
-
Patent number: 6716672Abstract: A method of interconnection in three dimensions and to an electronic device obtained by the method. To increase the compactness of integrated circuit modules, the method stacks and adhesively bonds packages containing a chip connected to output leads by connection conductors inside each package, cuts through the packages near the chips to form a block, the conductors being flush with the faces of the block, and makes the connections on the faces of the block by metalizing and then etching the outlines of the connections. The method also applies to the matching of packages in the replacement of obsolete circuits.Type: GrantFiled: August 9, 2002Date of Patent: April 6, 2004Assignee: 3D PlusInventor: Christian Val
-
Patent number: 6706545Abstract: The present invention relates to a method of fabricating a liquid crystal display panel that involves patterning a silicon film crystallized by sequential lateral solidification. The method comprises the steps of preparing a silicon film, crystallizing the silicon film by growing silicon grains on a slant with respect to a horizontal direction of the silicon film, and forming a driver and a pixel part using the crystallized silicon film wherein the driver and pixel part comprise devices having channels arranged in horizontal and perpendicular directions relative to the silicon film. The crystallized silicon film has uniform grain boundaries in the channels of the devices, thereby improving the products by providing uniform electrical characteristics of devices that comprise a driver and a pixel part of an LCD panel.Type: GrantFiled: July 17, 2002Date of Patent: March 16, 2004Assignee: LG.Philips LCD Co., Ltd.Inventor: Yun-Ho Jung
-
Patent number: 6686281Abstract: A substrate processing apparatus for forming a boron doped silicon-germanium film on one or more substrates in a reaction furnace of a low pressure CVD apparatus uses a mixture gas of GeH4 and SiH4 as a reaction gas, and BCl3 as a doping gas. The substrate processing apparatus includes a plurality of gas outlets for supplying GeH4 at different locations in the reaction tube and a doping gas line for supplying BCl3 at least at an upstream side of gas flow in the reaction tube.Type: GrantFiled: September 5, 2002Date of Patent: February 3, 2004Assignee: Hitachi Kokusai Electric Inc.Inventors: Hirohisa Yamazaki, Takaaki Noda
-
Patent number: 6682976Abstract: A method for manufacturing a semiconductor memory device includes forming an isolation layer adjacent a diffusion region over a substrate that also has a stacked gate region. A gate oxide layer is formed over the gate region; a first conductive layer over the isolation and gate oxide layers and the diffusion region; a nitride layer over the first conductive layer, the nitride layer having an opening at the isolation layer; and an oxide region in the first conductive layer using the nitride layer as a mask. After removing the nitride layer and the silicon oxide region, an interelectrode dielectric layer is formed over the first conductive layer, and a second conductive layer is formed over the interelectrode dielectric layer. Then, the interelectrode dielectric layer and the first conductive layer over the diffusion portion are removed and a diffusion layer is formed in the substrate of the diffusion portion.Type: GrantFiled: September 5, 2001Date of Patent: January 27, 2004Assignee: Oki Electric Industry Co., Ltd.Inventors: Yasushi Satou, Hiroshi Asaka
-
Patent number: 6673640Abstract: In order to obtain a method of evaluating a crystal defect which allows crystal defects generated in a thin film SOI layer or a thin film surface layer to be evaluated using an in-line test, an SOI layer 3 has silicide regions 8 formed in the evaluation region consequently upon generation of crystal defects generated in the SOI layer 3. The silicide regions 8 are regions silicided as a result of the crystal defects having gettered metals which are contained in a transition layer 10 and diffuse into the SOI layer 3 upon a heat treatment. A laser beam is irradiated to the evaluation region via the transition layer 10 and the silicon oxide film 6. By monitoring a current flowing between first and second probes using an ampere meter while scanning the evaluation region with a laser beam, it is possible to evaluate the crystal defects in the evaluation region.Type: GrantFiled: July 10, 2002Date of Patent: January 6, 2004Assignee: Renesas Technology Corp.Inventor: Hideki Naruoka
-
Patent number: 6660649Abstract: The present invention describes a method of forming a mask comprising: providing a substrate, the substrate having a first thickness; forming a balancing layer over the substrate, the balancing layer having a second thickness; forming an absorber layer over the balancing layer, the absorber layer having a first region separated from a second region by a third region; removing the absorber layer in the first region and the second region; removing the balancing layer in the second region; and reducing the substrate in the second region to a third thickness. The present invention also describes a mask comprising: an absorber layer, the absorber layer having a first opening and a second opening, the first opening uncovering a balancing layer disposed over a substrate having a first thickness, and the second opening uncovering the substrate having a second thickness.Type: GrantFiled: August 29, 2002Date of Patent: December 9, 2003Assignee: Intel CorporationInventors: Giang Dao, Qi-De Qian
-
Patent number: 6653731Abstract: A top surface of a LSI chip having a structure of a bare chip is provided with bumps, and a protective resin is provided for at least side surfaces of the LSI chips. The LSI chip is prevented from being chipped off or cracked because of protective resin provided for the side surfaces of the LSI chip. The invention provides a semiconductor device and a method for fabricating the same, in which the chip or a package thereof is prevented from being damaged, and thereby yield rate of the semiconductor device can be heightened. Since the numbers of the parts of the semiconductor device and the steps of using jigs and tools necessary for the fabrication process are reduced, fabricating cost of the semiconductor device can be cut down.Type: GrantFiled: February 15, 2001Date of Patent: November 25, 2003Assignee: NEC CorporationInventors: Yoshimasa Kato, Masamoto Tago
-
Patent number: 6645779Abstract: A ferroelectric random access memory (FeRAM) device including a semiconductor substrate, a transistor, a first interlayer insulating film formed on the transistor, a plug buried in a contact hole exposing the source/drain region of the transistor, a metal diffusion barrier film formed by depositing a Ti and/or TiN on the contact hole, an Ir oxidation barrier film formed on the plug and the first interlayer insulating film, a lateral oxidation barrier film formed on sidewalls of the first oxidation barrier film and on a portion of the first interlayer insulating film in order to prevent oxygen from diffusing into an interface therebetween, a bottom electrode formed on the first oxidation barrier film and the lateral oxidation barrier film, a ferroelectric film formed on the bottom electrode, and a top electrode formed on the ferroelectric film.Type: GrantFiled: September 10, 2001Date of Patent: November 11, 2003Assignee: Hynix Semiconductor Inc.Inventor: Suk-Kyoung Hong
-
Patent number: 6635553Abstract: A microelectronic connection component includes a support such as a dielectric sheet having elongated leads extending along a surface. The leads have terminal ends permanently connected to the support and tip ends releasably connected to the support. The support is juxtaposed with a further element such as a semiconductor chip or wafer, and tip ends of the leads are bonded to contacts on the wafer using a bonding tool advanced through holes in the support. After bonding, the support and the further element are moved away from one another so as to deform the leads.Type: GrantFiled: November 22, 2000Date of Patent: October 21, 2003Assignee: Iessera, inc.Inventors: Thomas H. DiStefano, John W. Smith
-
Patent number: 6632723Abstract: A semiconductor device is disclosed, which includes a semiconductor substrate, drain and source regions of a MOS transistor, a gate electrode formed on a surface of a channel region of the MOS transistor trench type element isolation regions in each of which an insulating film is formed on a surface of a trench formed in the surface of the semiconductor substrate, the element isolation regions sandwiching the channel region from opposite sides thereof in a channel width direction, and a conductive material layer for a back gate electrode, which is embedded in a trench of at least one of the element isolation regions, configured to be supplied with a predetermined voltage to make an depletion layer in a region of the semiconductor substrate under the channel region of the MOS transistor or to voltage-control the semiconductor substrate region.Type: GrantFiled: April 26, 2002Date of Patent: October 14, 2003Assignee: Kabushiki Kaisha ToshibaInventors: Shinichi Watanabe, Takashi Ohsawa, Kazumasa Sunouchi, Yoichi Takegawa, Takeshi Kajiyama
-
Patent number: 6627926Abstract: In a semiconductor device using fill shape patterns incorporated into wiring levels to increase the planarity of the wiring levels, the fill shapes are aligned from one wiring level to another wiring level to provide lines of sight to lower wiring levels for visual inspection. Also, in accordance with the invention, selected aligned fill shapes are interconnected with vias to form conductive stacks for contacting lower wiring level conductive wires from upper wiring levels in order to perform electrical test probing/diagnostics.Type: GrantFiled: February 16, 2001Date of Patent: September 30, 2003Assignee: International Business Machines CorporationInventors: Thomas J. Hartswick, Mark E. Masters
-
Patent number: 6617210Abstract: A method for making a semiconductor device is described. That method comprises forming on a substrate a dielectric layer that has a dielectric constant that is greater than the dielectric constant of silicon dioxide. An insulating layer, which is compatible with the dielectric layer and a gate electrode to be formed on the insulating layer, is formed on the dielectric layer, and a gate electrode is then formed on the insulating layer.Type: GrantFiled: May 31, 2002Date of Patent: September 9, 2003Assignee: Intel CorporationInventors: Robert Chau, Reza Arghavani
-
Patent number: 6610596Abstract: A method is provided for forming a metal interconnection using a plating process, which can improve the throughput and reliability of semiconductor devices by decreasing the required polishing in a chemical mechanical polishing process. A semiconductor device manufactured by this method is also provided. In the method of forming a metal interconnection, a recess region is formed in a portion of an insulation layer formed over a substrate, i.e., where a metal interconnection layer will be formed. A diffusion prevention layer is formed over the substrate, the insulation layer, and the recess region. Then, a metal seed layer is formed over the diffusion prevention layer only in the recess region using a chemical mechanical polishing process or an etch back process. A conductive plating layer is then formed on the metal seed layer only in the recess region. Thereafter, surface polarization is performed to form a metal interconnection layer in the recess region.Type: GrantFiled: September 14, 2000Date of Patent: August 26, 2003Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-won Lee, Bo-un Yoon, Kun-tack Lee, Sang-rok Hah
-
Patent number: 6607975Abstract: A damascene process includes the deposition of a first layer of insulation over a substance and the etching of a first hole in the first layer of insulation. The first hole is filled with a metal. A second layer of insulation is deposited over the first layer of insulation, and a second hole is etched in the second layer of insulation and over the first hole. An interface layer is provided over the metal and within the second hole. The interface layer is exposed to a nitrogen/hydrogen plasma to passivate the interface layer and reduce an ability of the interface layer to associate with oxygen.Type: GrantFiled: August 31, 2000Date of Patent: August 19, 2003Assignee: Micron Technology, Inc.Inventor: Vishnu K. Agarwal
-
Patent number: 6605523Abstract: A semiconductor device and a manufacturing method thereof are provided, wherein both bumps of a semiconductor chip and leads on a tape substrate can be accurately connected at the time of performing thermocompression bonding of the two using a heating tool. The film tape carrier and semiconductor chip expand due to heat applied from the heating tool of the gang bonding apparatus, so setting the pitch of the bumps and the pitch of the inner leads, taking into consideration beforehand the difference in linear expansion coefficient of the two at the time of gang bonding, solves the problem.Type: GrantFiled: March 12, 2001Date of Patent: August 12, 2003Assignee: Seiko Epson CorporationInventor: Michiyoshi Takano
-
Patent number: 6600230Abstract: A process for plating metal in submicron structures. A seedlayer is deposited on surfaces of submicron structures. The seedlayer is annealed at a temperature of about 80° C. to about 130° C. Metal is plated on the seedlayer.Type: GrantFiled: July 9, 2001Date of Patent: July 29, 2003Assignee: International Business Machines CorporationInventors: Cyprian E. Uzoh, Peter S. Locke
-
Patent number: 6600231Abstract: An implementation base (10) is formed of a silicon substrate (11) having a recess (12) on a surface. Wire layers (13) are formed on the silicon substrate (11), continuously extending from the bottom of and via the side of the recess (12) to the top surface. A semiconductor chip (14) is implemented in the recess (12) of the implementation base (10) in a flip-chip manner to configure a functional device unit.Type: GrantFiled: May 10, 2001Date of Patent: July 29, 2003Assignee: Mitutoyo CorporationInventor: Atsushi Tominaga