Patents Examined by Brian Turner
-
Patent number: 11823943Abstract: A wafer assembly for use in a MEMS fabrication process. The wafer package includes: a MEMS wafer having a first side and an opposite second side; a silicone-free peel tape releasably attached to the first side of the wafer; a wafer bonding tape attached to the peel tape; and a carrier substrate releasably attached to the first wafer bonding tape.Type: GrantFiled: May 9, 2022Date of Patent: November 21, 2023Assignee: Memjet Technology LimitedInventors: Nicolas Arnal, Troy Pasiola Quimpo, Angus North
-
Patent number: 11823941Abstract: A substrate having a first side and a second side opposite the first side is processed by providing a protective film having a front surface and a back surface opposite the front surface and providing a holding frame for holding the substrate. The holding frame has a central opening. The holding frame is attached to the back surface of the protective film so as to close the central opening of the holding frame by the protective film, and the first side of the substrate or the second side of the substrate is attached to the front surface of the protective film. The substrate is processed from the side of the substrate which is opposite the side of the substrate attached to the front surface of the protective film, and/or the side of the substrate which is attached to the front surface of the protective film.Type: GrantFiled: July 27, 2020Date of Patent: November 21, 2023Assignee: DISCO CORPORATIONInventor: Karl Heinz Priewasser
-
Patent number: 11791216Abstract: A method of forming a semiconductor device includes: forming, in a first device region of the semiconductor device, first nanostructures over a first fin that protrudes above a substrate; forming, in a second device region of the semiconductor device, second nanostructures over a second fin that protrudes above the substrate, where the first and the second nanostructures include a semiconductor material and extend parallel to an upper surface of the substrate; forming a dielectric material around the first and the second nanostructures; forming a first hard mask layer in the first device region around the first nanostructures and in the second device region around the second nanostructures; removing the first hard mask layer from the second device region after forming the first hard mask layer; and after removing the first hard mask layer, increasing a first thickness of the dielectric material around the second nanostructures by performing an oxidization process.Type: GrantFiled: January 12, 2021Date of Patent: October 17, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Te-Yang Lai, Hsueh-Ju Chen, Tsung-Da Lin, Chi On Chui
-
Patent number: 11791155Abstract: Examples of the present technology include semiconductor processing methods to form diffusion barriers for germanium in a semiconductor structure. The methods may include forming a semiconductor layer stack from pairs of Si-and-SiGe layers. The Si-and-SiGe layer pairs may be formed by forming a silicon layer, and then forming the germanium barrier layer of the silicon layer. In some embodiments, the germanium-barrier layer may be less than or about 20 ?. A silicon-germanium layer may be formed on the germanium-barrier layer to complete the formation of the Si-and-SiGe layer pair. In some embodiments, the silicon layer may be an amorphous silicon layer, and the SiGe layer may be characterized by greater than or about 5 atom % germanium. Examples of the present technology also include semiconductor structures that include a silicon-germanium layer, a germanium-barrier layer, and a silicon layer.Type: GrantFiled: August 27, 2020Date of Patent: October 17, 2023Assignee: Applied Materials, Inc.Inventors: Huiyuan Wang, Susmit Singha Roy, Takehito Koshizawa, Bo Qi, Abhijit Basu Mallick, Nitin K. Ingle
-
Patent number: 11784092Abstract: Singulated integrated circuit (IC) dice are provided. The singulated IC dice are positioned on dicing tape to provide open space between sides of adjacent singulated IC dice. An underfill layer and a protective cover film is disposed above the singulated IC dice and the open space between the sides of the adjacent singulated IC dice. The underfill layer and the protective cover film include one or more photodefinable materials. An exposure operation is performed to produce a pattern on the underfill layer and the protective cover film. Based on the pattern, the underfill layer and the protective cover film is removed at areas above the open space between the sides of the adjacent singulated IC dice to create portions of the underfill layer and portions of the protective cover film that are disposed above the singulated IC dice.Type: GrantFiled: August 17, 2020Date of Patent: October 10, 2023Assignee: Micron Technology, Inc.Inventors: Andrew M. Bayless, Brandon P. Wirz
-
Patent number: 11776973Abstract: A method of manufacturing a display device, the method including providing a substrate, forming a first electrode, a second electrode spaced from the first electrode and in a same plane as the first electrode, a first alignment line connected to the first electrode, and a second alignment line connected to the second electrode on the substrate, self-aligning the plurality of light emitting elements by providing a solution containing a plurality of light emitting elements on the substrate, removing the first alignment line and the second alignment line from the substrate on which the plurality of light emitting elements are self-aligned, forming a first contact electrode electrically connecting one end of each light emitting element to the first electrode, and forming a second contact electrode electrically connecting an other end of each light emitting element to the second electrode.Type: GrantFiled: July 19, 2021Date of Patent: October 3, 2023Assignee: Samsung Display Co., Ltd.Inventors: Hyun Joon Kim, Kyung Bae Kim, Kyung Hoon Chung, Mee Hye Jung
-
Patent number: 11764096Abstract: Methods for protecting edges of semiconductor dies are disclosed. Further, the disclosed methods provide for separating the semiconductor dies without using a dicing technique. In one embodiment, a plurality of trenches may be formed on a front side of a substrate including a plurality of semiconductor dies. Individual trenches may correspond to scribe lines of the substrate where each trench includes a depth greater than a final thickness of the semiconductor dies. A dielectric layer may be formed on sidewalls of the trenches, thereby protecting the edges of the semiconductor dies, prior to filling the trenches with an adhesive material. Subsequently, the substrate may be thinned from a back side such that the adhesive material in the trenches may be exposed from the back side. The adhesive material may be removed to singulate individual semiconductor dies of the plurality from the substrate.Type: GrantFiled: July 8, 2020Date of Patent: September 19, 2023Assignee: Micron Technology, Inc.Inventors: Brandon P. Wirz, Andrew M. Bayless
-
Patent number: 11757021Abstract: The present disclosure provide a method for using a hard mask layer on a top surface of fin structures to form a fin-top mask layer. The fin-top mask layer can function as an etch stop for subsequent processes. Using the fin-top hard mask layer allows a thinner conformal dielectric layer to be used to protect semiconductor fins during the subsequent process, such as during etching of sacrificial gate electrode layer. Using a thinner conformal dielectric layer can reduce the pitch of fins, particularly for input/output devices.Type: GrantFiled: August 18, 2020Date of Patent: September 12, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yi-Ruei Jhan, Kuan-Ting Pan, Kuo-Cheng Chiang, Kuan-Lun Cheng, Chih-Hao Wang
-
Patent number: 11735483Abstract: Embodiments of the present disclosure provide a method of forming N-type and P-type source/drain features using one patterned mask and one self-aligned mask to increase windows of error tolerance and provide flexibilities for source/drain features of various shapes and/or volumes. In some embodiments, after forming a first type of source/drain features, a self-aligned mask layer is formed over the first type of source/drain features without using photolithography process, thus, avoid damaging the first type of source/drain features in the patterning process.Type: GrantFiled: February 26, 2021Date of Patent: August 22, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yao-Sheng Huang, I-Ming Chang, Huang-Lin Chao
-
Patent number: 11735464Abstract: The described method enables removal of any flexible material from a temporary carrier for transfer to another surface. In particular, a semiconductor wafer is commonly held by a temporary adhesive to a carrier substrate for support during a variety of processing steps, including thinning of the semiconductor device layer. Subsequent to processing, the described method attaches the ultra-thin device layer to a roll of tape for removal from the temporary adhesive, followed by transfer to a demount roller, which then releases it onto a desired permanent surface. Utilizing the flexible nature of the ultra-thin device layer, the sequence of rollers is able to peel it from the temporary adhesive without any need for laser release processing or chemical adhesive removal while maintaining the thinned wafer in a planar form during processing. This transfer supports operations that include a change of orientation, such as from face up to face down.Type: GrantFiled: August 20, 2021Date of Patent: August 22, 2023Assignee: American Semiconductor, Inc.Inventors: Douglas R. Hackler, Sr., Randall S. Parker
-
Patent number: 11728173Abstract: A method includes forming a semiconductor layer over a substrate; etching a portion of the semiconductor layer to form a first recess and a second recess; forming a first masking layer over the semiconductor layer; performing a first thermal treatment on the first masking layer, the first thermal treatment densifying the first masking layer; etching the first masking layer to expose the first recess; forming a first semiconductor material in the first recess; and removing the first masking layer.Type: GrantFiled: September 30, 2020Date of Patent: August 15, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Wen-Ju Chen, Chung-Ting Ko, Wan-Chen Hsieh, Chun-Ming Lung, Tai-Chun Huang, Chi On Chui
-
Patent number: 11728223Abstract: A semiconductor device and methods of forming the semiconductor device are described herein and are directed towards forming a source/drain contact plug for adjacent finFETs. The source/drain regions of the adjacent finFETs are embedded in an interlayer dielectric and are separated by an isolation region of a cut-metal gate (CMG) structure isolating gate electrodes of the adjacent finFETs The methods include recessing the isolation region, forming a contact plug opening through the interlayer dielectric to expose portions of a contact etch stop layer disposed over the source/drain regions through the contact plug opening, the contact etch stop layer being a different material from the material of the isolation region. Once exposed, the portions of the CESL are removed and a conductive material is formed in the contact plug opening and in contact with the source/drain regions of the adjacent finFETs and in contact with the isolation region.Type: GrantFiled: December 20, 2019Date of Patent: August 15, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yen-Ting Chen, Wei-Yang Lee, Feng-Cheng Yang, Yen-Ming Chen
-
Patent number: 11728200Abstract: A wafer bonding apparatus is provided includes a lower support plate configured to structurally support a first wafer on an upper surface of the lower support plate; a lower structure adjacent to the lower support plate and movable in a vertical direction that is perpendicular to the upper surface of the lower support plate, an upper support plate configured to structurally support a second wafer on a lower surface of the lower support plate, and an upper structure adjacent to the upper support plate and movable in the vertical direction.Type: GrantFiled: December 4, 2019Date of Patent: August 15, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Hoe Chul Kim, Seok Ho Kim, Tae Yeong Kim, Hoon Joo Na, Hyung Jun Jeon
-
Patent number: 11710667Abstract: Semiconductor device and the manufacturing method thereof are disclosed. An exemplary method comprises forming a first stack structure and a second stack structure in a first area over a substrate, wherein each of the stack structures includes semiconductor layers separated and stacked up; depositing a first interfacial layer around each of the semiconductor layers of the stack structures; depositing a gate dielectric layer around the first interfacial layer; forming a dipole oxide layer around the gate dielectric layer; removing the dipole oxide layer around the gate dielectric layer of the second stack structure; performing an annealing process to form a dipole gate dielectric layer for the first stack structure and a non-dipole gate dielectric layer for the second stack structure; and depositing a first gate electrode around the dipole gate dielectric layer of the first stack structure and the non-dipole gate dielectric layer of the second stack structure.Type: GrantFiled: July 10, 2020Date of Patent: July 25, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chung-Wei Hsu, Kuo-Cheng Chiang, Kuan-Lun Cheng, Hou-Yu Chen, Ching-Wei Tsai, Chih-Hao Wang, Lung-Kun Chu, Mao-Lin Huang, Jia-Ni Yu
-
Patent number: 11695081Abstract: Embodiments herein describe techniques, systems, and method for a semiconductor device. A semiconductor device may include isolation areas above a substrate to form a trench between the isolation areas. A first buffer layer is over the substrate, in contact with the substrate, and within the trench. A second buffer layer is within the trench over the first buffer layer, and in contact with the first buffer layer. A channel area is above the first buffer layer, above a portion of the second buffer layer that are below a source area or a drain area, and without being vertically above a portion of the second buffer layer. In addition, the source area or the drain area is above the second buffer layer, in contact with the second buffer layer, and adjacent to the channel area. Other embodiments may be described and/or claimed.Type: GrantFiled: June 29, 2018Date of Patent: July 4, 2023Assignee: Intel CorporationInventors: Sean Ma, Nicholas Minutillo, Cheng-Ying Huang, Tahir Ghani, Jack Kavalieros, Anand Murthy, Harold Kennel, Gilbert Dewey, Matthew Metz, Willy Rachmady
-
Patent number: 11682713Abstract: A method of fabricating a semiconductor structure includes forming a GaN-based semiconductor layer on a substrate, forming a silicon-containing insulating layer on the GaN-based semiconductor layer, forming a recess in the silicon-containing insulating layer in a first etching step, wherein the first etching step is performed by using a fluorine-containing etchant and applying a first bias power, and enlarging the recess to extend into the GaN-based semiconductor layer in a second etching step, wherein the second etching step is performed by using the same fluorine-containing etchant as the first etching step and applying a second bias power that is greater than the first bias power. In addition, a method of fabricating a high electron mobility transistor is provided.Type: GrantFiled: August 6, 2021Date of Patent: June 20, 2023Assignee: VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATIONInventors: Yung-Fung Lin, Yu-Chieh Chou
-
Patent number: 11670681Abstract: A method includes forming an N well and a P well in a substrate; depositing a first layer having silicon over the N well and the P well; depositing a first dielectric layer over the first layer; forming a resist pattern over the first dielectric layer, the resist pattern providing an opening directly above the N well; etching the first dielectric layer and the first layer through the opening, leaving a first portion of the first layer over the N well; removing the resist pattern; and epitaxially growing a second layer having silicon germanium (SiGe) over the first portion of the first layer. The epitaxially growing the second layer includes steps of (a) performing a baking process, (b) depositing a silicon seed layer, and (c) depositing a SiGe layer over the silicon seed layer, wherein the steps (a), (b), and (c) are performed under about a same temperature.Type: GrantFiled: March 19, 2021Date of Patent: June 6, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shahaji B. More, Shu Kuan, Cheng-Han Lee
-
Patent number: 11670723Abstract: A semiconductor device according to the present disclosure includes a fin structure over a substrate, a vertical stack of silicon nanostructures disposed over the fin structure, an isolation structure disposed around the fin structure, a germanium-containing interfacial layer wrapping around each of the vertical stack of silicon nanostructures, a gate dielectric layer wrapping around the germanium-containing interfacial layer, and a gate electrode layer wrapping around the gate dielectric layer.Type: GrantFiled: November 13, 2020Date of Patent: June 6, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Mao-Lin Huang, Lung-Kun Chu, Chung-Wei Hsu, Jia-Ni Yu, Kuo-Cheng Chiang, Kuan-Lun Cheng, Chih-Hao Wang
-
Patent number: 11664300Abstract: A device may include a first package and a second package where the first package has a warped shape. First connectors attached to a redistribution structure of the first package include a spacer embedded therein. Second connectors attached to the redistribution structure are fee from the spacer, the spacer of the first connectors keeping a minimum distance between the first package and the second package during attaching the first package to the second package.Type: GrantFiled: December 26, 2019Date of Patent: May 30, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chih-Chiang Tsao, Chao-Wei Chiu, Hsuan-Ting Kuo, Chia-Lun Chang, Cheng-Shiuan Wong, Hsiu-Jen Lin, Ching-Hua Hsieh
-
Patent number: 11658075Abstract: A semiconductor device is provided. The semiconductor device includes a substrate including an active pattern, a gate electrode extending in a first direction and crossing the active pattern which extends in a second direction, a separation structure crossing the active pattern and extending in the first direction, a first gate dielectric pattern disposed on a side surface of the gate electrode, a second gate dielectric pattern disposed on a side surface of the separation structure, and a gate capping pattern covering a top surface of the gate electrode. A level of a top surface of the separation structure is higher than a level of a top surface of the gate capping pattern.Type: GrantFiled: May 3, 2021Date of Patent: May 23, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sangmin Yoo, Juyoun Kim, Hyungjoo Na, Bongseok Suh, Jooho Jung, Euichul Hwang, Sungmoon Lee