Patents Examined by Caleen Sullivan
-
Patent number: 9589790Abstract: Provided herein are methods of depositing conformal silicon nitride films using atomic layer deposition by exposure to a halogen-free, N—H-bond-free, and carbon-free silicon-containing precursor such as disilane, purging of the precursor, exposure to a nitrogen plasma, and purging of the plasma at low temperatures. A high frequency plasma is used, such as a plasma having a frequency of at least 13.56 MHz or at least 27 MHz. Methods yield substantially pure conformal silicon nitride films suitable for deposition in semiconductor devices, such as in trenches or features, or for memory encapsulation.Type: GrantFiled: November 24, 2014Date of Patent: March 7, 2017Assignee: Lam Research CorporationInventors: Jon Henri, Dennis M. Hausmann, Shane Tang, James S. Sims
-
Patent number: 9589934Abstract: A method for making a semiconductor device includes forming rims on first and second dice. The rims extend laterally away from the first and second dice. The second die is stacked over the first die, and one or more vias are drilled through the rims after stacking. The semiconductor device includes redistribution layers extending over at least one of the respective first and second dice and the corresponding rims. The one or more vias extend through the corresponding rims, and the one or more vias are in communication with the first and second dice through the rims.Type: GrantFiled: September 27, 2013Date of Patent: March 7, 2017Assignee: Intel CorporationInventor: Junfeng Zhao
-
Patent number: 9589841Abstract: A method for fabricating an electronic package is provided, including the steps of: providing at least a packaging structure, wherein the packaging structure has a packaging substrate having opposite first and second sides, an electronic element disposed on the first side of the packaging substrate and a plurality of conductors formed on the first side of the packaging substrate; encapsulating the packaging structure with an insulating layer, wherein the insulating layer covers the packaging substrate; and forming an RDL (Redistribution Layer) structure on the insulating layer, wherein the RDL structure is electrically connected to the conductors. Therefore, the area of the insulating layer is not required to correspond to the area of the packaging substrate, thus allowing the area of the packaging substrate to be reduced according to the practical need so as to reduce the width of the electronic package.Type: GrantFiled: December 28, 2015Date of Patent: March 7, 2017Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Yan-Heng Chen, Yi-Feng Chang
-
Patent number: 9583245Abstract: A magnet plate assembly includes a plurality of magnetic substances having predetermined magnetic forces, a magnet supporter supporting at least a corresponding one of the plurality of magnetic substances, and a guide support supporting the magnet supporter and comprising at least one guide opening. The magnetic plate assembly further includes a coupler extending through the at least one guide opening and movable within the at least one guide opening, the coupler being connected to the magnet supporter; and a driver unit connected to the coupler and configured to move the corresponding one of the plurality of magnetic substances with respect to the guide support.Type: GrantFiled: March 13, 2015Date of Patent: February 28, 2017Assignee: Samsung Display Co., Ltd.Inventors: Minpyo Hong, Hongryul Kim
-
Patent number: 9576796Abstract: A method of manufacturing a semiconductor device may include: forming an opening in an insulating layer to expose a portion of a major surface of a substrate, the substrate comprising a first semiconductor material; forming a protrusion in the opening using a first epitaxial growth process, the protrusion comprising a first portion disposed in the opening and a second portion extending out of the opening, the protrusion comprising a second semiconductor material different from the first semiconductor material; and forming the second semiconductor material on sidewalls of the second portion of the protrusion using a second epitaxial growth process different from the first epitaxial growth process.Type: GrantFiled: May 15, 2015Date of Patent: February 21, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Martin Christopher Holland, Georgios Vellianitis
-
Patent number: 9576900Abstract: A scalable switching regulator architecture has an integrated inductor. In some embodiments an area and current drive capability of switches of the switching regulator is matched with an inductor built within an area above the switches. In some embodiments the combined switches and inductor are constructed as a unit cell and can be combined to form larger elements as required for higher current drive capability and multiphase operation.Type: GrantFiled: February 11, 2016Date of Patent: February 21, 2017Assignee: Endura Technologies LLCInventor: Taner Dosluoglu
-
Patent number: 9576811Abstract: Methods are provided for integrating atomic layer etch and atomic layer deposition by performing both processes in the same chamber or reactor. Methods involve sequentially alternating between atomic layer etch and atomic layer deposition processes to prevent feature degradation during etch, improve selectivity, and encapsulate sensitive layers of a semiconductor substrate.Type: GrantFiled: April 24, 2015Date of Patent: February 21, 2017Assignee: Lam Research CorporationInventors: Keren Jacobs Kanarik, Jeffrey Marks, Harmeet Singh, Samantha Tan, Alexander Kabansky, Wenbing Yang, Taeseung Kim, Dennis M. Hausmann, Thorsten Lill
-
Patent number: 9570334Abstract: A method for positioning a wafer in semiconductor fabrication is provided. The method includes sending a wafer into a processing chamber by a transferring module. The method further includes producing a video image in relation to an edge of the wafer by a monitoring module. The method also includes performing an image analysis on the video image to determine if the edge of the wafer is in a correct position. If the edge of the wafer is not in a correct position a shifting value is calculated and the wafer is moved according to the shifting value.Type: GrantFiled: March 31, 2015Date of Patent: February 14, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yao-Yuan Shang, Kuo-Shu Tseng, Chune-Te Yang, Chi-Hsin Chan, Chung-Jhieh Chen
-
Patent number: 9564354Abstract: The present invention discloses a via-hole etching method related to semiconductor manufacturing field, and the method overcomes the defects of an uncontrollable end point of a via-hole and an unfavorable profile-angle in a conventional via-hole etching method. The via-hole etching method includes: forming a structure for via-hole etching, includes: a low-temperature poly-silicon layer, a gate insulating layer, a gate metal layer and an interlayer insulating layer, which are sequentially formed on a substrate; forming a mask layer comprising a via-hole masking pattern on the structure for via-hole etching; by using a first etching process, etching the structure for via-hole etching to a first thickness of the gate insulating layer; by using a second etching process, etching the structure for via-hole etching to etch away the remaining thickness of the gate insulating layer, and uncovering the low-temperature poly-silicon layer; removing the mask layer to form a via-hole structure.Type: GrantFiled: December 3, 2013Date of Patent: February 7, 2017Assignees: BOE TECHNOLOGY GROUP CO., LTD., CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventors: Byung Chun Lee, Donghua Jiang, Yongyi Fu, Wuyang Zhao, Chundong Li
-
Patent number: 9558932Abstract: Wafer oxidation apparatus for selective oxidation of a semiconductor workpiece has an oxidation chamber. The oxidation chamber is heated by external infrared heating lamps. A chuck assembly is disposed within the oxidation chamber and configured to be approximately thermally isolated from the oxidation chamber. Carrier gas pathways deliver heated carrier gasses to the oxidation chamber at variable rates for oxidation uniformity.Type: GrantFiled: April 14, 2015Date of Patent: January 31, 2017Assignee: CALIFORNIA SCIENTIFIC, INC.Inventor: Majid Riaziat
-
Patent number: 9551942Abstract: An exposure method for exposing a mask pattern, which includes plural types of patterns, with a high throughput and optimal illumination conditions for each type of pattern. The method includes guiding light from a first spatial light modulator illuminated with pulse lights of illumination light to a second spatial light modulator and exposing a wafer with light from the second spatial light modulator, accompanied by: controlling a conversion state of the second spatial light modulator including a plurality of second mirror elements; and controlling a conversion state of the first spatial light modulator including a plurality of first mirror elements to control intensity distribution of the illumination light on a predetermined plane between the first spatial light modulator and the second spatial light modulator.Type: GrantFiled: January 8, 2016Date of Patent: January 24, 2017Assignee: NIKON CORPORATIONInventor: Soichi Owa
-
Patent number: 9553030Abstract: A method of forming a semiconductor device is provided including providing a semiconductor-on-insulator (SOI) wafer comprising a first semiconductor layer comprising a first material component and formed on a buried oxide (BOX) layer, and forming a channel region of a P-channel transistor device, including forming a second semiconductor layer only over a first portion of the first semiconductor layer, wherein the second semiconductor layer comprises the first material component and a second material component different from the first material component, forming an opening in the first semiconductor layer outside the first portion and subsequently performing a thermal anneal to push the second material component from the second semiconductor layer into the first semiconductor layer.Type: GrantFiled: April 24, 2015Date of Patent: January 24, 2017Assignee: GLOBALFOUNDRIES Inc.Inventors: Hans-Peter Moll, Peter Baars
-
Patent number: 9548180Abstract: Some embodiments of vacuum electronics call for nanoscale field-enhancing geometries. Methods and apparatus for using nanoparticles to fabricate nanoscale field-enhancing geometries are described herein. Other embodiments of vacuum electronics call for methods of controlling spacing between a control grid and an electrode on a nano- or micron-scale, and such methods are described herein.Type: GrantFiled: November 20, 2015Date of Patent: January 17, 2017Assignee: ELWHA LLCInventors: Max N. Mankin, Tony S. Pan
-
Patent number: 9548278Abstract: A passive equalization structure is provided. The passive equalization structure includes a semiconductor substrate having first and a differential pair having first and second signal conductors. The first signal conductor is formed in a first layer of the semiconductor substrate. The second signal conductor is formed in a second layer in the semiconductor substrate that is different than the first layer. The passive equalization structure further includes first and second reference planes, whereby the first and second signal conductors are formed between the first and second reference planes. The first reference plane has a first thickness, and the first signal conductor has a second thickness that is different than the first thickness. A conductive via may short the first and second reference to minimize uncertainty and variations in capacitance from the first and second signal conductors and unwanted stray capacitance effects.Type: GrantFiled: December 28, 2015Date of Patent: January 17, 2017Assignee: Altera CorporationInventors: Jian Liu, Hui Liu
-
Patent number: 9548210Abstract: Fabrication of a field-effect transistor is performed on a substrate comprising a film made from first semiconductor material, a gate dielectric covered by a gate electrode, source and drain areas separated by the gate electrode, a protection layer covering gate electrode and source and drain areas, and an access hole to the source area and/or to drain area. Metallic material is deposited in the access hole in contact with the first semiconductor material of the source and/or drain area. An electrically conducting barrier layer that is non-reactive with the first semiconductor material and with the metallic material is deposited before reaction of metallic material with first semiconductor material. Transformation heat treatment of the metallic material with the semiconductor material is performed to form a metallic material having a base formed by the semiconductor material generating a set of stresses on a conduction channel arranged between the source and drain areas.Type: GrantFiled: April 24, 2015Date of Patent: January 17, 2017Assignees: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES, STIMICROELECTRONICS (CROLLES 2) SASInventors: Fabrice Nemouchi, Emilie Bourjot
-
Patent number: 9548256Abstract: The present disclosure provides embodiments for a semiconductor structure including a heat spreader that includes a graphene grid having a first major surface and a second major surface opposite the first major surface. The graphene grid has a plurality of holes, each hole having a first opening in the first major surface and a second opening in the second major surface. The heat spreader also includes a first copper portion covering the first major surface of the graphene grid, a second copper portion covering the second major surface of the graphene grid, and a plurality of copper vias filling the plurality of holes.Type: GrantFiled: February 23, 2015Date of Patent: January 17, 2017Assignee: NXP USA, INC.Inventor: Trent S. Uehling
-
Patent number: 9543159Abstract: A lithography method is provided in accordance with some embodiments. The lithography method includes forming an under layer of a polymeric material on a substrate; forming a silicon-containing middle layer on the under layer, wherein the silicon-containing middle layer has a silicon concentration in weight percentage less than 20% and is wet strippable; forming a patterned photosensitive layer on the silicon-containing middle layer; performing a first etching process to transfer a pattern of the patterned photosensitive layer to the silicon-containing middle layer; performing a second etching process to transfer the pattern to the under layer; and performing a wet stripping process to the silicon-containing middle layer and the under layer.Type: GrantFiled: March 27, 2015Date of Patent: January 10, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chien-Chih Chen, Chia-Wei Chen, Ching-Yu Chang, Shao-Jyun Wu
-
Patent number: 9543272Abstract: A method for making a semiconductor device includes forming rims on first and second dice. The rims extend laterally away from the first and second dice. The second die is stacked over the first die, and one or more vias are drilled through the rims after stacking. The semiconductor device includes redistribution layers extending over at least one of the respective first and second dice and the corresponding rims. The one or more vias extend through the corresponding rims, and the one or more vias are in communication with the first and second dice through the rims.Type: GrantFiled: September 27, 2013Date of Patent: January 10, 2017Assignee: Intel CorporationInventor: Junfeng Zhao
-
Patent number: 9540733Abstract: A film forming method in which in a state in which a target substrate is loaded on a loading table body of a loading table installed in a processing container and an interior of the processing container is evacuated, a film forming material gas is supplied into the processing container while heating the target substrate with a heater installed in the loading table body, to be thermally decomposed or reacted on a surface of the target substrate to form a predetermined film on the target substrate, includes introducing a heat transfer gas containing an H2 gas or an He gas into the processing container to transfer heat of the loading table body to a radially outer side of the loading table body, before the film forming material gas is supplied.Type: GrantFiled: April 28, 2015Date of Patent: January 10, 2017Assignee: TOKYO ELECTRON LIMITEDInventor: Tadahiro Ishizaka
-
Patent number: 9537044Abstract: A method for manufacturing an optoelectric device comprising a semiconductor substrate, pads on a surface of the substrate; semiconductor elements, each element being in contact with a pad; and a dielectric region extending in the substrate from the surface and connecting, for each pair of pads, one of the pads in the pair to the other pad in the pair, the method successively comprising the forming of the pads and the forming of the region, wherein the region is formed by nitriding of the substrate, the method comprising the successive steps of: depositing a layer on the substrate; forming portions on the layer; etching the parts of the layer which are not covered with the portions to form the pads; removing the portions; and nitriding the pads and the parts of the substrate which are not covered with the pads, wherein the nitriding step successively comprises: a first step of nitriding of the pads at a first temperature; and a second step of nitriding of the parts of the substrate which are not covered withType: GrantFiled: October 23, 2013Date of Patent: January 3, 2017Assignees: ALEDIA, Commissariat A L'Energie Atomique Et Aux EnergiesInventors: Philippe Gilet, Xavier Hugon, David Vaufrey, Hubert Bono, Bérangère Hyot