Patents Examined by Cassandra F Cox
-
Patent number: 11791811Abstract: A delay circuit for a clock signal includes a first signal generator, a first inverting circuit, a second signal generator and a second inverting circuit. The first signal generator is configured to generate a plurality of first switching signals based on a delay code. The first inverting circuit includes a plurality of first inverters that are selectively turned on in response to the plurality of first switching signals, respectively, and is configured to adjust a first delay time for both of a first edge and a second edge of the clock signal. The second signal generator is configured to generate a plurality of second switching signals based on a duty code. The second inverting circuit includes a plurality of second pull-up units and a plurality of second pull-down units, respective ones of the plurality of second pull-up units or respective ones of the plurality of second pull-down units are selectively turned on in response to respective ones of the plurality of second switching signals.Type: GrantFiled: June 14, 2022Date of Patent: October 17, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Hyunsub Rie, Eunseok Shin, Youngdon Choi, Junyoung Park, Hyunyoon Cho, Junghwan Choi
-
Patent number: 11777506Abstract: A delay circuit including a first output clock generation circuit and a second output clock generation circuit. The first output clock generation circuit generates a first output clock signal by mixing phases of a first clock signal and a second clock signal based on an (n+1)-th generated delay control signal. The second output clock generation circuit generates a second output clock signal by mixing the phases of the first and second clock signals based on both an n-th generated delay control signal and the (n+1)-th generated delay control signal.Type: GrantFiled: January 13, 2022Date of Patent: October 3, 2023Assignee: SK hynix Inc.Inventors: Sung Hyun Song, Young Suk Seo
-
Patent number: 11777481Abstract: In a delay circuit, first and second sets of transistors are connected in series between a supply voltage and a ground. The first and second sets of transistors both include a current source transistor, a cascode transistor, and a control transistor. The first set of transistors generates a current that charges a capacitor to generate a ramp signal with a positive slope. A first bias transistor may cause the ramp signal to be biased to ground upon activating the first set of transistors. The second set of transistors generates a current that discharges the capacitor to generate the ramp signal with a negative slope. A second bias transistor may cause the ramp signal to be biased to the supply voltage upon activating the second set of transistors. The delay circuit transitions the state of the output signal based on a voltage level of the ramp signal.Type: GrantFiled: August 29, 2022Date of Patent: October 3, 2023Assignee: Silanna Asia Pte LtdInventors: Joseph H. Colles, Steven E. Rosenbaum, Stuart B. Molin
-
Patent number: 11770121Abstract: A power switch device driver with energy recovery is discussed. The power switch device adopts four switches and one inductor with appropriate control to insure the switching speed and save the power loss.Type: GrantFiled: April 13, 2021Date of Patent: September 26, 2023Assignee: Monolithic Power Systems, Inc.Inventors: Jian Jiang, Di Han, NaiXing Kuang, Zhijun Ye
-
Patent number: 11764831Abstract: Patient care equipment includes a wireless coupler that transfers power and/or data between an architectural unit and the patient care equipment. The patient care equipment may also include additional wireless couplers that transfer power and/or data between first and second components of the equipment. The second component may be movable relative to the first component. A structure or hot swapping batteries is also disclosed, the swapped battery being charged on an inductive charging mat.Type: GrantFiled: February 23, 2021Date of Patent: September 19, 2023Assignee: Hill-Rom Services, Inc.Inventors: Charles A. Howell, William G. Pittenger, Michael S. Hood, Edward J. Koors, Steven A. Dixon, Richard J. Schuman, Matthew D. Morgan, Laurie Lee Gutzwiller, Kelly F. Walton
-
Patent number: 11757436Abstract: An electrical system is provided. The electrical system comprises a first phase lock circuit embedded within a first chip for receiving a first periodic signal having a first frequency. The electrical system comprises a first buffering circuit embedded within the first chip for receiving a second periodic signal having the first frequency, wherein the first buffering circuit is configured to provide a third periodic signal having the first frequency to an output terminal of the first chip.Type: GrantFiled: August 30, 2021Date of Patent: September 12, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Ruey-Bin Sheen, Tsung-Hsien Tsai, Chih-Hsien Chang
-
Patent number: 11757455Abstract: A delay cell for a delay locked loop, DLL, based serial link is disclosed. The delay cell has a first stage and a second stage, wherein an output of the first stage is an input to the second stage, the first stage comprising a resistive digital to analog converter, R-DAC and the second stage comprising a current starved delay cell.Type: GrantFiled: October 13, 2022Date of Patent: September 12, 2023Assignee: QUALCOMM INCORPORATEDInventors: Sameer Wadhwa, Lennart Karl-Axel Mathe
-
Patent number: 11750185Abstract: Examples describe a duty cycle correction circuit for correcting duty cycle distortion from memory. One example is an integrated circuit for correcting an input clock signal. The integrated circuit includes a first leg circuit and a second leg circuit. The first leg circuit and the second leg circuit both comprise a charging circuit and a discharging circuit. Each charging circuit comprises a first plurality of transistors and each discharging circuit comprises a second plurality of transistors. The charging circuit is coupled to the discharging circuit in series. A number of transistors of the first plurality of transistors in the first leg circuit is different from a number of transistors of the first plurality of transistors in the second leg circuit.Type: GrantFiled: September 22, 2021Date of Patent: September 5, 2023Assignee: XILINX, INC.Inventors: Siva Charan Nimmagadda, Xiaobao Wang, Vinit Shah, Sabarathnam Ekambaram, Hari Bilash Dubey
-
Patent number: 11750182Abstract: An integrated circuit having: a signal output circuit configured to output a first digital signal of a first logic level or of a second logic level in response to an analog signal; a first buffer circuit configured to raise and lower a voltage at a terminal of the integrated circuit in response to the first digital signal of a first logic level and a second logic level, respectively; a first digital delay circuit configured to receive a clock signal, and to delay the first digital signal, to output a resultant signal as a first delay signal, based on the received clock signal; and a second buffer circuit configured to raise the voltage at the terminal in response to the first delay signal of the first logic level, and lower the voltage at the terminal in response to the first delay signal of the second logic level.Type: GrantFiled: September 27, 2022Date of Patent: September 5, 2023Assignee: FUJI ELECTRIC CO., LTD.Inventor: Hiroyuki Nakajima
-
Patent number: 11742842Abstract: A multi-phase clock generator is provided in the application. The multi-phase clock generator includes a first oscillator circuit and a second oscillator circuit. The first oscillator circuit includes a plurality of first delay circuits. The first oscillator circuit receives the first number of multi-phase input clock signals and outputs the second number of first output clock signals, wherein the second number is larger than the first number. The second oscillator circuit is coupled to the first oscillator circuit. The second oscillator circuit includes a plurality of second delay circuits. The second oscillator circuit receives the second number of first output clock signals and outputs the second number of second output clock signals. The number of second delay circuits is less than the number of first delay circuits.Type: GrantFiled: September 1, 2022Date of Patent: August 29, 2023Assignee: SHANGHAI ZHAOXIN SEMICONDUCTOR CO., LTD.Inventors: Yongqi Zhou, Yang Chen
-
Patent number: 11742017Abstract: Apparatuses and methods for adjusting a phase mixer circuit are disclosed. An example method includes providing data values stored by a plurality of first registers and a plurality of second registers. The method includes: during a first mode of operation, receiving the data values by groups of first registers of the plurality of the first registers and holding the data values by the plurality of second registers; during a second mode of operation, inverting a data value by one first register of the plurality of first registers at a time and holding the data values by the plurality of second registers; and during a third mode of operation, either inverting the data value by one first register of the plurality of first registers while holding the data values by the plurality of second registers or inverting a data value by one second register of the plurality of second registers while holding the data values by the plurality of first registers.Type: GrantFiled: March 21, 2022Date of Patent: August 29, 2023Inventor: Yasuo Satoh
-
Patent number: 11736098Abstract: A memory package includes a plurality of memory chips, and an interface chip relaying communications between a controller and the plurality of memory chips and receiving a plurality of signals from the plurality of memory chips. The interface chip includes receivers outputting a data signal and a raw clock signal based on the plurality of signals, a delay circuit outputting a delay clock signal by applying an offset delay corresponding to ½ of one unit interval of the data signal and an additional delay to the raw clock signal, and a sampler sampling the data signal in synchronization with a clock signal. The delay circuit outputs the clock signal generated by removing the offset delay from the delay clock signal when the delay clock signal and the data signal have a phase difference corresponding to one unit interval of the data signal.Type: GrantFiled: July 17, 2022Date of Patent: August 22, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Tongsung Kim, Youngmin Jo, Chiweon Yoon, Byungkwan Chun, Byunghoon Jeong
-
Patent number: 11736092Abstract: In a phase adjustment circuit, a binary circuit is configured to output a binary signal on the basis of an edge of a video signal. A phase-delayed clock signal generation circuit is configured to generate a phase-delayed clock signal having a later phase than a phase of a clock signal by a first delay amount. A delay time control circuit is configured to cause a phase of the binary signal and the phase of the phase-delayed clock signal to match each other by adjusting the first delay amount. A sampling signal generation circuit is configured to generate a sampling signal having a later phase than the phase of the clock signal by a second delay amount. The second delay amount is in accordance with both a phase shift amount, which is based on the clock signal, and the first delay amount.Type: GrantFiled: August 23, 2022Date of Patent: August 22, 2023Assignee: OLYMPUS CORPORATIONInventors: Takanori Tanaka, Shuzo Hiraide
-
Patent number: 11735565Abstract: A plurality of semiconductor devices are arranged in a stack. Individual semiconductor devices within the stack are selected by an identity signal sent into the stack. The signal is compared within each stack to a unique stack identifier stored within each of the semiconductor devices and, when the signal is the same as the unique stack identifier, the semiconductor device is selected while, when the signal is not the same as the unique stack identifier, the semiconductor device remains within the default bypass mode.Type: GrantFiled: December 28, 2020Date of Patent: August 22, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Haohua Zhou, Mei Hsu Wong, Tze-Chiang Huang
-
Patent number: 11728729Abstract: A semiconductor package includes a VLSI semiconductor die and one or more output circuits connected to supply power to the die mounted to a package substrate. The output circuit(s), which include a transformer and rectification circuitry, provide current multiplication at an essentially fixed conversion ratio, K, in the semiconductor package, receiving AC power at a relatively high voltage and delivering DC power at a relatively low voltage to the die. The output circuits may be connected in series or parallel as needed. A driver circuit may be provided outside the semiconductor package for receiving power from a source and driving the transformer in the output circuit(s), preferably with sinusoidal currents. The driver circuit may drive a plurality of output circuits. The semiconductor package may require far fewer interface connections for supplying power to the die. Multi-output POL circuits may be used in conjunction with on-chip rail-selection and regulation circuitry to further improve efficiency.Type: GrantFiled: January 18, 2022Date of Patent: August 15, 2023Assignee: Vicor CorporationInventors: Patrizio Vinciarelli, Andrew T. D'Amico
-
Patent number: 11728814Abstract: The disclosure provides a voltage droop monitor (VDM) and a voltage droop monitoring method. The method includes: receiving a first reference clock signal and delaying the first reference clock signal as a first clock signal; delaying the first clock signal as a corresponding second clock signal; receiving the corresponding second clock signal from the corresponding first DCDL and generating a corresponding third clock signal via modifying a phase of the corresponding second clock signal; receiving the corresponding third clock signal; receiving a second reference clock signal; and collectively outputting a TDC code combination based on the second reference clock signal and the corresponding third clock signal, wherein the TDC code combination varies in response to a voltage variation of a to-be-monitored voltage.Type: GrantFiled: June 6, 2022Date of Patent: August 15, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Chin-Ming Fu
-
Patent number: 11720131Abstract: A power supply circuit, includes: an N-channel depletion type output transistor connected between an input terminal of an input voltage and an output terminal of an output voltage; and an operational amplifier configured to control a gate of the output transistor so that a feedback voltage corresponding to the output voltage matches a reference voltage.Type: GrantFiled: January 7, 2022Date of Patent: August 8, 2023Assignee: Rohm Co., Ltd.Inventor: Hiroki Inoue
-
Patent number: 11722010Abstract: A coil structure for wireless power transmission is provided. The coil structure comprises: a primary resonance coil wound in a spiral shape around a centripetal point; a primary induction coil, which supplies power to the primary resonance coil in a nonconnected state with an input or output terminal of the primary resonance coil and is wound in a spiral shape on a substantially same plane around a substantially same centripetal point as the centripetal point; a switch configured to be parallel with the primary resonance coil so as to control the ON and OFF of an operation of the primary resonance coil; and a capacitor coupled to the primary resonance coil so as to form a magnetic resonance with the primary resonance coil.Type: GrantFiled: June 29, 2022Date of Patent: August 8, 2023Assignee: GE Hybrid Technologies, LLCInventors: Chun Kil Jung, Hak Do Kim, Sang Youn Noh
-
Patent number: 11722127Abstract: A phase interpolator includes phase interpolator circuitries. The phase interpolator circuitries generate an output clock signal from an output node according to phase control bits and clock signals. Phases of the clock signals are different from each other. Each phase circuitry includes phase buffer circuits. Each phase buffer circuit is turned on according a first bit and a second bit of the phase control bits, in order to generate a signal component in the output clock signal according to a corresponding clock signal of the clock signals. Each phase buffer circuit includes a first resistor and a second resistor, and transmits one of a first voltage and a second voltage to the output node according to the corresponding clock signal, in which the first voltage is transmitted to the output node via the first resistor, and the second voltage is transmitted to the output node via the second resistor.Type: GrantFiled: August 4, 2022Date of Patent: August 8, 2023Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Yuan-Sheng Lee, Yao-Chia Liu
-
Patent number: 11720138Abstract: Provided is a method for delaying signals. The method includes: determining a total quantity of delay phases by which a drive signal is to be delayed; determining, based on a clock period of each level of delay clock signals of a plurality of levels of delay clock signals, a quantity of clock periods of each level of delay clock signals that are required for delaying by the total quantity of delay phases, wherein the clock periods of the levels of delay clock signals decrease sequentially from a first level to a last level; and delaying the drive signal by the quantities of clock periods of the levels of delay clock signals sequentially in descending order, and outputting the drive signal after delay.Type: GrantFiled: October 29, 2020Date of Patent: August 8, 2023Assignee: BOE Technology Group Co., Ltd.Inventors: Jijing Huang, Dawei Tang, Zhiming Yang, Qiong Wu, Zongmin Liu