Patents Examined by Charles D. Miller
-
Patent number: 11683854Abstract: Providing a data traffic session over a wireless network using service-aware traffic session timers includes: receiving, from a user equipment (UE), at a wireless network node, a session message for the data traffic session; based on at least content within the session message, determining a data traffic session type; based on at least the data traffic session type and a stage of the data traffic session, selecting a timer value from a set of timer values, the set of timer values each specific to a type of data traffic session; and based on a timer at the wireless network node reaching the selected timer value, performing a predetermined timer expiration action for the data traffic session. In some examples, the data traffic session type may be a non-emergency voice call, an emergency call, a video call, a wireless customer service call, or a messaging session.Type: GrantFiled: July 1, 2021Date of Patent: June 20, 2023Assignee: T-Mobile USA, Inc.Inventor: Muhammad Tawhidur Rahman
-
Patent number: 11678244Abstract: The present invention relates to a method for offloading traffic by means of wireless LAN in a mobile communications system and apparatus therefor, and more particularly to a method for a terminal to offload traffic at a bearer level, and to a base station communicating with the terminal. The method for a terminal to offload traffic according to the present invention includes the steps of: while performing a data communication with a base station through a bearer of a first communications network, receiving from the base station an offloading command for offloading a part of traffic to a second communications network; transmitting a report of the offloading to the base station in response to the offloading command; and performing a data communication of the partial traffic with an accessible AP through a bearer of the second communications network without releasing the bearer of the first communications network.Type: GrantFiled: April 12, 2021Date of Patent: June 13, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Soenghun Kim, Jaehyuk Jang, Kyeongin Jeong
-
Patent number: 11671428Abstract: Described is a system for preventing unauthorized access to an upgrade implementation module while an authentication-authorization service is offline. Various embodiments of the upgrade implementation module record an upgrade token generated by a system manager. The upgrade implementation module sets an authentication-authorization service to an offline mode. The upgrade implementation module determines a match between a received upgrade token and the recorded upgrade token in order to prevent unauthorized access of the upgrade implementation module. In response to determining the match, the upgrade implementation module authorizes implementation of an upgrade package associated with the upgrade token while the authentication-authorization service is in the offline mode.Type: GrantFiled: June 19, 2020Date of Patent: June 6, 2023Assignee: EMC IP Holding Company LLCInventors: Lihui Su, Yujun Liang, James Morton, Ming Zhang, Min Liu
-
Patent number: 11671227Abstract: A base station sends, to a wireless device, one or more RRC messages comprising configuration parameters for a LAA cell, the configuration parameters comprising one or more CSI parameters. The base station sends, to the wireless device, a DCI indicating uplink resources in a number of one or more consecutive uplink subframes of the LAA cell, the DCI comprising a first field, a second field, and one or more third fields. The base station determines a position of a first subframe in the one or more consecutive uplink subframes employing the first field, and receives, in the first subframe, one or more CSI fields of the LAA cell, when the second field is set to trigger a CSI report, and the wireless device is allowed to transmit in the first subframe according to a LBT procedure based, at least, on the one or more third fields.Type: GrantFiled: June 13, 2022Date of Patent: June 6, 2023Assignee: Ofinno, LLCInventor: Esmael Hejazi Dinan
-
Patent number: 11664951Abstract: Logic may receive an initial communication from a user device, the initial communication comprising capabilities. Logic may determine, based on an indication of a capability to support new radio frequency layers from the capabilities for the user device, a measurement gap configuration for the new radio frequency layers and a measurement gap configuration for a channel state information reference signal. Logic may send a frame with a preamble to a physical layer comprising the measurement gap configuration. Logic may send an initial communication to a physical layer, wherein the initial communication comprises capabilities for a user device. Logic may decode downlink data with a measurement gap configuration. And logic may parse the measurement gap configuration to determine at least one measurement gap identification and at least one offset for the new radio frequency layers and a channel state information reference signal.Type: GrantFiled: August 10, 2018Date of Patent: May 30, 2023Assignee: Apple Inc.Inventors: Candy Yiu, Jie Cui, Yang Tang, Youn Hyoung Heo
-
Patent number: 11658895Abstract: An example network device includes a memory configured to store a plurality of counts of packets of a data flow. The network device also includes one or more processors in communication with the memory. The one or more processors are configured to determine the plurality of counts of packets of the data flow, wherein each count of the plurality of counts includes a number of packets occurring in a predetermined time period. The one or more processors are configured to assign a corresponding range to each count of the plurality of counts, so as to assign a plurality of corresponding ranges. The one or more processors are also configured to determine a pattern in the plurality of corresponding ranges and send a number of active probe packets based on the determined pattern.Type: GrantFiled: July 14, 2020Date of Patent: May 23, 2023Assignee: Juniper Network, Inc.Inventors: Rajeev Gupta, Samta Rangare, Prasad V
-
Patent number: 4804941Abstract: An improved circuit for compensating an input/output characteristic linearity of a parallel comparison type analog-to-digital converter which reduces a wasteful consumption of current in the linearity compensation circuit. In the improved linearity compensation circuit, a dummy circuit having the same construction as a bias circuit of each comparator of the A/D converter is installed for providing a current I.sub.E which is an amplification of an input current by means of the input circuit of each comparator, a first current multiplier is installed for providing a multiplied current kI.sub.E on the basis of the current provided by the dummy circuit, an amplifier is installed for providing a current ki which corresponds to a multiplication of the current i by an amplification factor of the input circuit, and a second current multiplifier is installed for providing another multiplied current kli which is a multiplication of the current ki by l.Type: GrantFiled: February 8, 1988Date of Patent: February 14, 1989Assignee: Sony CorporationInventor: Yoji Yoshii
-
Patent number: 4801923Abstract: A method and apparatus are disclosed for converting a digital TACAN output into an analog potentiometer input suitable for an analog navigation computer. The apparatus includes an input register for temporarily storing a digital TACAN output signal. A nines complement generation circuit is utilized to generate the nines complement of the digital TACAN output signal and the nines complement is temporarily stored in a second register. The data in each register is then utilized to control one of two identical resistive circuits which are coupled to a common output node so that the total resistance in both circuits is always equal to a selected total resistance. In a preferred embodiment of the present invention, a plurality of optically coupled solid state relays are utilized to control the resistive circuits.Type: GrantFiled: July 20, 1984Date of Patent: January 31, 1989Assignee: LTV Aerospace & Defense CompanyInventors: Robert J. Schwartz, Frederick G. Reinagel
-
Patent number: 4796006Abstract: An analog output system coupled to a digital system bus (1, FIG. 1) comprises a RAM (8) in which digital data may be input from the system bus. The data is converted into analog form by digital-to-analog converters (30-37) in either continuous mode or intermittent mode, depending upon the contents of control/status register (18). The system also comprises interrupt logic (6), bus arbitration control logic (16), and reconstruction filters (40-47). A watchdog timer (50) zeroes all outputs which have not been accessed via the system bus (1) within a specified time period. The conversion rate can be controlled either by an internal timer (52) or by an external trigger (57). The output channel configuration and conversion frequency are fully software programmable.Type: GrantFiled: November 20, 1986Date of Patent: January 3, 1989Assignee: Burr-Brown LimitedInventors: Kenneth W. Murray, Joseph Purvis
-
Patent number: 4792788Abstract: A rotatable member having multiple discrete positions between opposite ends of a normal path of movement is provided with two (or three) parallel, encoded tracks having different patterns of distinct, serial sections. These tracks cooperate with relatively stationary probes of a position sensor. As the rotatable member moves from position to position, the sensor will produce a family of two (or three) separate binary signals that changes states as the probes detect boundaries between successive sections of the tracks with which they respectively communicate, and the patterns of the encoded sections are so selected that the sequence of state changes when the rotatable member is approaching a predetermined mid position will differ from the sequence when the member is moving away therefrom.Type: GrantFiled: November 23, 1987Date of Patent: December 20, 1988Assignee: General Electric CompanyInventor: Ajith K. Kumar
-
Patent number: 4792786Abstract: Integrated circuits in the form of a multiplexer, an instrumentation amplifier, a sample-and-hold amplifier, and an A/D converter are mounted on a single substrate, forming a data acquisition system capable of selecting one of a number of analog signals and converting it into a digital number. The resulting package is mounted in a leadless chip carrier (LCC) suitable for surface mounting.Type: GrantFiled: March 2, 1988Date of Patent: December 20, 1988Assignee: Burr-Brown LimitedInventors: Charles H. Lewis, James P. Edgar, Heinz-Juergen Metzger
-
Patent number: 4791407Abstract: A communication system and method for transmitting information in the form of binary digital data to be transmitted is encoded into two separate two level sequences S1 and S2 such that the first occurrence of a logic "1" is encoded into the same level in both sequences and each subsequent occurrence of a logic "1" is encoded into the level opposite of the previous level representing a logic "1" in each of the sequences S1 and S2, and the first occurrence of a logic "0" is encoded into opposite levels in sequences S1 and S2 and every subsequent occurrence of a logic "0" is encoded into the level opposite of the previous level representing a logic "0" in each of the sequences S1 and S2. The two encoded streams drive optical signal producing means of respectively different wavelengths and the two optical signals are transmitted over a wavelength-multiplexed fiber-optic link.Type: GrantFiled: August 4, 1987Date of Patent: December 13, 1988Assignee: Trustees of Columbia University in the City of New YorkInventors: Paul R. Prucnal, Philippe A. Perrier
-
Patent number: 4782326Abstract: A data interface circuit for use when interfacing between two communication links communicating frames of digital data in PCM and ADPCM formats is provided. The data interface circuit provides control information for selecting one of a plurality of algorithms to control the transformation of data between a plurality of PCM and ADPCM formats. A single encoded control signal is utilized to establish frame boundaries and to select a predetermined one of the plurality of algorithms to use in converting between PCM and ADPCM data.Type: GrantFiled: October 1, 1987Date of Patent: November 1, 1988Assignee: Motorola, Inc.Inventor: David E. Bush
-
Patent number: 4782325Abstract: For reducing the redundancy ratio of an entity key set, from very high ratios when encoded into conventional I/O code-words, down to a ratio close to zero, a non-redundant number code representation is employed in an encoder/decoder in lieu of a conventional multiple code-word representation, each member of the number code representing a member of the entity key set. Such a number code encoder/decoder may hold in store and provide access to an entity key set representing a set of 65535 different textual or lexical words, thereby using a 16 bit fixed length number code. Code-words representing such code numbers would require 16 bits of storage each if being held in store, however, such code numbers are produced using two alternative methods, (i) as relative address values of individual storage locations within a string of storage locations, e.g., a string of 8 bit byte locations, or (ii) as marked bit counts within a bit map representing the stored set.Type: GrantFiled: September 9, 1986Date of Patent: November 1, 1988Inventors: Hakan Jeppsson, Tina Jeppsson, Martin V. I. Jeppsson
-
Patent number: 4782323Abstract: A switched capacitor circuit for use in a digital-to-analog converter, an analog-to-digital converter, or other digitally controlled circuit is disclosed. The switched capacitor circuit includes first and second arrays (30, 40) of switched capacitors of substantially identical value, each capacitor having a switched terminal. The switched capacitor circuit further includes a decoding circuit (20) responsive to a digital input having a decimal value N for providing control signals for each of the capacitor arrays. Logic circuitry (33, 43, GC(I)) responsive to the control signals is included for sequentially switching the switched terminals of L and M capacitors respectively of the first and second switched capacitor arrays in a predetermined sequence so as to maintain the geometrical centroid of the switched capacitors at a substantially constant location, where the sum of L and M is equal to N.Type: GrantFiled: April 4, 1988Date of Patent: November 1, 1988Assignee: Hughes Aircraft CompanyInventor: Charles H. Lucas
-
Patent number: 4779074Abstract: A convertor for converting an analog signal to a digital pulse comprises a switching capacitor which is charged by a differential analog signal supplied to the switching capacitor over an input circuit. The capacitor is discharged over an output circuit with the aid of a constant current supply. The charge level of the capacitor is proportional to the analog signal so that the time it takes the capacitor to discharge to a selected low charge level, is proportional to the analog signal. This time period is used by a microprocessor control to generate a digital pulse having a pulse equal to the discharge time for the capacitor. The microprocessor also selectively connects the input and output circuits to the capacitor for respectively charging and discharging the capacitor.Type: GrantFiled: September 14, 1987Date of Patent: October 18, 1988Assignee: The Babcock & Wilcox CompanyInventors: Rowland E. Whitford, Edward Bastijanic
-
Patent number: 4777470Abstract: In a successive approximation analogs-to-digital converter, a successive approximation register (SAR) includes an N bit, edge triggered shift register, each bit including a master-slave flip-flop. The output of each shift register bit is applied to a latch input of a D-type latch and to one input of a two-input gate that performs a logical ANDing function. Another input of the gate is connected to an output of the latch. The D input of each of the N latches is connected to an output of a corresponding comparator, which compares an analog input signal to a signal produced by an N bit digital-to-analog converter (DAC) in response to successive approximation numbers produced by the SAR. The gate outputs are connected to digital inputs of the DAC. A "0" propagates through the shift register at the DAC conversion rate.Type: GrantFiled: September 28, 1987Date of Patent: October 11, 1988Assignee: Burr-Brown CorporationInventors: Jimmy R. Naylor, Joel M. Halbert, Wallace Burney
-
Patent number: 4775852Abstract: A high precision analog to digital converter comprises the combination of an imperfect or low resolution digital to analog converter having an error function known in terms of orthonormal components and an error compensating device capable of generating correction terms which do not interact with one another. The correction terms are based on orthonormal components namely, the Walsh function components, of each signal level to be compensated. At most only one weighting value per bit is required, the combination of which will compensate for errors of any bit combination. In a specific embodiment employing feedback compensation, the output of the low resolution converter and of the compensating device may be summed to produce a high performance, high precision converter with increased accuracy and resolution.Type: GrantFiled: July 13, 1987Date of Patent: October 4, 1988Assignee: Schlumberger Systems & Services, Inc.Inventor: Edwin A. Sloane
-
Patent number: 4774500Abstract: A data compaction method, for writing data in highly compact binary form in a data storage medium using a microprocessor, compresses serially occurring transaction values in a limited memory space by substituting prefix codes for previously occurring values and for commonly occurring previous values. The previous values are listed and updated on tables by the microprocessor so that they are indexed to the prefix codes adaptively to changing local values and changing common values over time. The data compaction method is particularly suitable for an account card having a limited, non-erasable memory used in an automated transaction terminal for maintaining an account record of transactions in frequently recurring amounts. A postage metering terminal is operated by the account card, in which an initial balance has been written and each purchase of postage is recorded. A current balance is recomputed by parsing the previously recorded data.Type: GrantFiled: October 21, 1987Date of Patent: September 27, 1988Assignee: Wright TechnologiesInventor: Ronald D. Lichty
-
Patent number: 4774498Abstract: An analog-to-digital converter (10) comprises a set of comparators (12a-12f) for providing a set of different output signals whose logic states are a function of an analog input signal voltage and one or more reference voltage signals supplied by a resistive network (16). The comparators are connected to a decoder (20) for processing the thermometer code outputs of the comparators to generate a digital word output corresponding to the voltage amplitude of the analog signal. Several of the comparators are also connected to an error checking network (22), including a preconditioning circuit (100) and a detection circuit (102) for processing these comparator outputs to provide an error signal whenever one or more of the comparators are not operating properly. The error checking network and decoder are connected to an error correction circuit (26) for correcting the digital word signal in accordance with the error signal.Type: GrantFiled: March 9, 1987Date of Patent: September 27, 1988Assignee: Tektronix, Inc.Inventor: Einar O. Traa