Abstract: A light-emitting diode is provided. The light-emitting diode includes an N-type semiconductor layer, a light-emitting layer and a P-type semiconductor layer. A P-type electrode includes a body part and an extension part, wherein the body part is disposed on a corner of an upper surface of the P-type semiconductor layer and the extension part extends from the body part onto the N-type semiconductor layer along a sidewall of the P-type semiconductor layer adjacent to the N-type semiconductor layer. An N-type electrode is disposed on the N-type semiconductor layer. Moreover, a current blocking layer is disposed under the P-type electrode. A transparent conductive layer is disposed on a partial upper surface of the P-type semiconductor layer.
Abstract: A method includes forming a first oxide layer on a surface of an integrated heat spreader, and forming a second oxide layer on top surfaces of fins, wherein the fins are parts of a heat sink. The integrated heat spreader is bonded to the heat sink through the bonding of the first oxide layer to the second oxide layer.
Abstract: Embodiments of the present invention provide increased distance between vias and neighboring metal lines in a back end of line (BEOL) structure. A copper alloy seed layer is deposited in trenches that are formed in a dielectric layer. The trenches are then filled with copper. An anneal is then performed to create a self-forming barrier using a seed layer constituent, such as manganese, as the manganese is drawn to the dielectric layer during the anneal. The self-forming barrier is disposed on a shoulder region of the dielectric layer, increasing the effective distance between the via and its neighboring metal lines.
Type:
Grant
Filed:
September 2, 2014
Date of Patent:
June 28, 2016
Assignee:
International Business Machines Corporation
Inventors:
Elbert Emin Huang, Takeshi Nogami, Raghuveer R. Patlolla, Christopher J. Penny, Theodorus Eduardus Standaert
Abstract: In one aspect, methods of silicidation and germanidation are provided. In some embodiments, methods for forming metal silicide can include forming a non-oxide interface, such as germanium or solid antimony, over exposed silicon regions of a substrate. Metal oxide is formed over the interface layer. Annealing and reducing causes metal from the metal oxide to react with the underlying silicon and form metal silicide. Additionally, metal germanide can be formed by reduction of metal oxide over germanium, whether or not any underlying silicon is also silicided. In other embodiments, nickel is deposited directly and an interface layer is not used. In another aspect, methods of depositing nickel thin films by vapor phase deposition processes are provided. In some embodiments, nickel thin films are deposited by ALD. Nickel thin films can be used directly in silicidation and germanidation processes.
Type:
Grant
Filed:
August 22, 2012
Date of Patent:
June 28, 2016
Assignee:
ASM INTERNATIONAL N.V.
Inventors:
Viljami J. Pore, Suvi P. Haukka, Tom E. Blomberg, Eva E. Tois
Abstract: A device and method for fabricating a photovoltaic device includes forming a double layer transparent conductive oxide on a transparent substrate. The double layer transparent conductive oxide includes forming a doped electrode layer on the substrate, and forming a buffer layer on the doped electrode layer. The buffer layer includes an undoped or p-type doped intrinsic form of a same material as the doped electrode layer. A light-absorbing semiconductor structure includes a p-type semiconductor layer on the buffer layer, an intrinsic layer and an n-type semiconductor layer.
Type:
Grant
Filed:
November 5, 2012
Date of Patent:
June 28, 2016
Assignees:
INTERNATIONAL BUSINESS MACHINES CORPORATION, BAY ZU PRECISION CO., LTD.
Inventors:
Shun-Ming Chen, Chien-Chih Huang, Joel P. Desouza, Augustin J. Hong, Jeehwan Kim, Chien-Yeh Ku, Devendra K. Sadana, Chuan-Wen Wang
Abstract: A method for forming a semiconductor device includes forming device regions in a semiconductor substrate having a first side and a second side. The device regions are formed adjacent the first side. The method further includes forming a seed layer over the first side of the semiconductor substrate, and forming a patterned resist layer over the seed layer. A contact pad is formed over the seed layer within the patterned resist layer. The method further includes removing the patterned resist layer after forming the contact pad to expose a portion of the seed layer underlying the patterned resist layer, and forming a protective layer over the exposed portion of the seed layer.
Type:
Grant
Filed:
February 4, 2015
Date of Patent:
June 14, 2016
Assignee:
Infineon Technologies AG
Inventors:
Manfred Schneegans, Andreas Meiser, Martin Mischitz, Michael Roesner, Michael Pinczolits
Abstract: A method for preparing a semiconductor with preapplied underfill comprises (a) providing a thinned silicon semiconductor wafer having a plurality of metallic bumps on its active face and, optionally, through-silica-vias vertically through the silicon semiconductor wafer; (b) providing an underfill material on a dicing support tape, in which the underfill material is precut to the shape of the semiconductor wafer; (c) aligning the underfill material on the dicing support tape with the semiconductor wafer and laminating the underfill material to the semiconductor wafer.
Abstract: A high voltage semiconductor device can include a high voltage semiconductor device package that includes a wall defining a recess within the high voltage semiconductor device package. A high voltage semiconductor chip can be in the recess and a high voltage electric arc suppression material can be in the recess.
Abstract: An embodiment relates to a transistor device including a pillar of semiconductor material extending vertically from a bottom portion in contact with an electrically conductive contact line, where the electrically conductive contact line extends laterally past the pillar in a horizontal direction, a gate insulating liner layer on a lateral side of the pillar, a gate electrode on the gate insulating layer extending along the lateral side of the pillar, and a region of electrically insulating semiconductor oxide material filling a space between a bottom portion of the gate electrode and a top portion of the electrically conductive contact line.
Abstract: A semiconductor structure includes a semiconductor layer that is passivated with an aluminum-silicon nitride layer. When the semiconductor layer in particular comprises a III-V semiconductor material such as a group III nitride semiconductor material or a gallium nitride semiconductor material, the aluminum-silicon nitride material provides a superior passivation in comparison with a silicon nitride material.
Abstract: In various embodiments, light-emitting devices incorporate smooth contact layers and polarization doping (i.e., underlying layers substantially free of dopant impurities) and exhibit high photon extraction efficiencies.
Type:
Grant
Filed:
March 13, 2014
Date of Patent:
March 29, 2016
Assignee:
Crystal IS, Inc.
Inventors:
James R. Grandusky, Leo J. Schowalter, Muhammad Jamil, Mark C. Mendrick, Shawn R. Gibb
Abstract: A light-emitting device comprising: a hole injection layer, an electron injection layer, and a composite emitter layer including a soft material exciton donor and exciton acceptor nanoparticles substantially dispersed within the exciton donor matrix, wherein electrons from the electron injection layer and holes from the hole injection layer generate excitons in the exciton donor matrix, and the primary mechanism of photon generation at the nanoparticles is substantially through non-radiative energy transfer of the generated excitons directly into the nanoparticles.
Abstract: A method for preparing a semiconductor with preapplied underfill comprises providing a semiconductor wafer with a plurality of metallic bumps on its top side and, optionally, through-silica-vias vertically through the silicon wafer; laminating a back grinding tape to the top of the wafer covering the metallic bumps and through silicon vias; thinning the back side of the wafer; mounting a dicing tape to the back side of the thinned wafer and mounting the silicon wafer and dicing tape to a dicing frame; removing the back grinding tape; providing an underfill material precut into the shape of the wafer; aligning the underfill on with the wafer and laminating the underfill to the wafer.
Abstract: Various embodiments form strained and relaxed silicon and silicon germanium fins on a semiconductor wafer. In one embodiment a semiconductor wafer is formed. The semiconductor wafer comprises a substrate, a dielectric layer, and a strained silicon germanium (SiGe) layer. At least one region of the strained SiGe layer is transformed into a relaxed SiGe region. At least one strained SiGe fin is formed from a first strained SiGe region of the strained SiGe layer. At least one relaxed SiGe fin is formed from a first portion of the relaxed SiGe region. Relaxed silicon is epitaxially grown on a second strained SiGe region of the strained SiGe layer. Strained silicon is epitaxially grown on a second portion of the relaxed SiGe region. At least one relaxed silicon fin is formed from the relaxed silicon. At least one strained silicon fin is formed from the strained silicon.
Type:
Grant
Filed:
September 19, 2013
Date of Patent:
March 8, 2016
Assignee:
International Business Machines Corporation
Inventors:
Veeraraghavan S. Basker, Bruce Doris, Ali Khakifirooz, Tenko Yamashita, Chun-chen Yeh
Abstract: The present invention provides a memory structure including a resistance-changing storage element, which enables a reset operation with a reset gate and in which cross-sectional areas of a resistance-changing film and a lower electrode in a current-flowing direction can be decreased.
Abstract: A transistor device includes a compound semiconductor body, a drain disposed in the compound semiconductor body and a source disposed in the compound semiconductor body and spaced apart from the drain by a channel region. A gate is provided for controlling the channel region. The transistor device further includes a gate overvoltage protection device connected between the source and the gate, the gate overvoltage protection device including p-type and n-type silicon-containing semiconductor material.
Type:
Grant
Filed:
March 30, 2012
Date of Patent:
March 1, 2016
Assignee:
Infineon Technologies Austria AG
Inventors:
Martin Vielemeyer, Michael Hutzler, Gilberto Curatola, Gianmauro Pozzovivo
Abstract: A light emitting device includes a first layer of a first conductivity type, a second layer of a second conductivity type, a light emitting layer between the first and second layers, a first electrode disposed on a surface of the first layer, and a second electrode disposed on a surface of the second layer and electrically insulated from the first layer. The first layer has first and second regions, each of which contacts the first electrode. A dopant concentration in the first region is less than a dopant concentration in the second region.
Abstract: Embodiments of the present disclosure include a semiconductor device, a package and methods of forming a semiconductor device and a package. An embodiment is a semiconductor device including a molding material over a first substrate with a first opening having a first width in the molding material. The semiconductor device further includes a second opening having a second width in the molding material with the second width being greater than the first width. A first connector is in the first opening and a second connector is in the second opening.
Abstract: The present invention provides a memory structure including a resistance-changing storage element, which enables a reset operation with a reset gate and in which cross-sectional areas of a resistance-changing film and a lower electrode in a current-flowing direction can be decreased.
Abstract: A semiconductor device and a method for fabricating the same are provided to enable a bit line to be formed easily, increase a bit line process margin and reduce capacitance between the adjacent bit lines. The semiconductor device comprises: a first pillar and a second pillar each extended vertically from a semiconductor substrate and including a vertical channel region; a first bit line located in the lower portion of the vertical channel region inside the first pillar and the second pillar; and an interlayer insulating film located between the first pillar and the second pillar that include the first bit line.