Patents Examined by Christopher B. Shin
  • Patent number: 10725871
    Abstract: A first storage device capable of performing peer-to-peer communications with a second storage device includes a first submission queue for storing a first operation code; a first completion queue for storing a first indication signal; and a first controller configured to, read the first operation code stored in the first submission queue, create a command including a second operation code based on the first operation code, issue the command to the second storage device, and receive and processes a second completion signal transmitted from the second storage device.
    Type: Grant
    Filed: September 8, 2017
    Date of Patent: July 28, 2020
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Jun Bum Park, Ho Jun Shim
  • Patent number: 10719467
    Abstract: A method of operating a memory controller, memory devices including a master memory device and slave memory devices, a back channel bus coupling the master memory device to the slave memory devices and a channel coupling the memory controller to the memory devices is provided as follows. A memory command is received by the memory devices from the memory controller. An internal command is generated and outputted by the master memory device. The internal command is received by the slave memory devices. The internal command is transmitted to the slave memory devices through the back channel bus.
    Type: Grant
    Filed: January 17, 2019
    Date of Patent: July 21, 2020
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Su Yeon Doo, Tae Young Oh
  • Patent number: 10705743
    Abstract: A method for generating a security feature of a flash memory includes determining a memory block from a plurality of memory blocks in the flash memory; erasing data of the determined memory block of the flash memory; providing a predetermined voltage to the determined memory block to obtain a plurality of corresponding threshold voltages of a plurality of cells in the determined memory block, wherein each of the corresponding threshold voltages corresponds to a characteristic of each cell in the determined memory block; and establishing a security feature based on the plurality of corresponding threshold voltages.
    Type: Grant
    Filed: March 15, 2019
    Date of Patent: July 7, 2020
    Assignee: RAYMX MICROELECTRONICS CORP.
    Inventors: Shih-Fu Huang, Cheng-Yu Chen, Yi-Lin Hsieh, Jing-Long Xiao
  • Patent number: 10698846
    Abstract: Disclosed is a DDR SDRAM physical layer interface circuit including: a multiphase clock generator generating a plurality of clocks including a reference clock, a first clock, a second clock and a third clock; a frequency dividing circuit generating a PHY clock according to the first clock; a clock output path outputting the reference clock to a storage circuit; a first output circuit outputting a first output signal to the storage circuit according to a first input signal of a memory controller, the first clock and the PHY clock; a second output circuit outputting a second output signal to the storage circuit according to a second input signal of the memory controller, the second clock and the PHY clock; and a third output circuit outputting a third output signal to the storage circuit according to a third input signal of the memory controller, the third clock and the PHY clock.
    Type: Grant
    Filed: November 7, 2018
    Date of Patent: June 30, 2020
    Assignee: REALTEK SEMICONDUCTOR CORPORATION
    Inventors: Kuo-Wei Chi, Chun-Chi Yu, Chih-Wei Chang, Gerchih Chou, Shih-Chang Chen
  • Patent number: 10698857
    Abstract: Methods, apparatus, systems, and articles of manufacture are disclosed to synchronize data bus access. An example system includes a first computing device to transmit a first synchronization pulse to second computing devices using a first bus, the first synchronization pulse to synchronize first timers of the second computing devices to trigger a data schedule including one or more data cycles, and transmit a second synchronization pulse to the second computing devices using the first bus, the second synchronization pulse to synchronize ones of the first timers and slot counters of the second computing devices to trigger the one or more data cycles. The example system further includes the second computing devices to transmit data to the first computing device using a second bus during the one or more data cycles, where each of the one or more data cycles is assigned to a corresponding one of the second computing devices.
    Type: Grant
    Filed: October 4, 2018
    Date of Patent: June 30, 2020
    Assignee: BRISTOL, INC
    Inventors: William Hoff, Paul Joseph LeBlanc, Fred DiNicola
  • Patent number: 10698638
    Abstract: A data transmission method for transmitting first data to a plurality of physical remote target devices by a host system is provided. The method includes: generating a transmission instruction to transmit the first data to a network interface controller of the host system; transforming the first data into a plurality of second data and respectively recording the plurality of second data in a plurality of memory addresses of a memory of the network interface controller; and instructing the plurality of physical remote target devices to acquire the plurality of second data respectively from the plurality of memory addresses of the memory. In addition, a host system using the data transmission method is also provided.
    Type: Grant
    Filed: May 29, 2018
    Date of Patent: June 30, 2020
    Assignee: Wiwynn Corporation
    Inventors: Pei-Ling Yu, Chia-Liang Hsu, Bing-Kun Syu
  • Patent number: 10691626
    Abstract: A semiconductor chip comprising memory controller circuitry having interface circuitry to couple to a memory channel. The memory controller includes first logic circuitry to implement a first memory channel protocol on the memory channel. The first memory channel protocol is specific to a first volatile system memory technology. The interface also includes second logic circuitry to implement a second memory channel protocol on the memory channel. The second memory channel protocol is specific to a second non volatile system memory technology. The second memory channel protocol is a transactional protocol.
    Type: Grant
    Filed: May 7, 2019
    Date of Patent: June 23, 2020
    Assignee: Intel Corporation
    Inventors: Bill Nale, Raj K. Ramanujan, Muthukumar P. Swaminathan, Tessil Thomas, Taarinya Polepeddi
  • Patent number: 10664418
    Abstract: A peripheral device controlling device according to an embodiment of the inventive concept includes a command queue for storing at least one Device to Device (D2D) command for data communication between a first peripheral device and a second peripheral device, a command parser for obtaining information related to the data communication from the at least one D2D command, and an orchestrator for controlling at least one of the first peripheral device and the second peripheral device to transfer data from the first peripheral device to the second peripheral device based on the acquired information.
    Type: Grant
    Filed: September 11, 2018
    Date of Patent: May 26, 2020
    Assignee: Seoul National University R&DB Foundation
    Inventors: JangWoo Kim, JaeHyung Ahn, DongUp Kwon
  • Patent number: 10664420
    Abstract: A system, method, and adaptor that facilitate data transmission are described. One example of the disclosed system facilitates the chip-to-chip transport of header descriptors and payloads. The system may include a source chip, a destination chip, and a set of queues describing buffer memory locations for staging header descriptors and payloads to be transferred from the source chip to the destination chip, where the set of queues are directly accessible to the source chip and to the destination chip.
    Type: Grant
    Filed: April 19, 2018
    Date of Patent: May 26, 2020
    Assignee: Avago Technologies International Sales Pte. Limited
    Inventors: Kenny Wu, Mark Karnowski, James Smart, Ravi Shenoy, Lalit Chhabra, Gregorio Gervasio, Jr., Tuong Le, Vuong Nguyen
  • Patent number: 10657087
    Abstract: A semiconductor storage device includes a controller including a data direct memory access (DDMA) controller. The controller receives a plurality of read commands segmented into data transfer descriptors associated with data tags from a host device and directs a plurality of the data transfer descriptors to the DDMA controller. The DDMA controller pre-fetches one or more descriptors from the host device associated with one or more of the plurality of data tags, a first data tag having an associated number of descriptors corresponding to contiguous blocks of memory. The DDMA controller determines if the associated number of descriptors satisfies a threshold, and, if it does not, moves the first data tag to a first list, when at a head of the first list moves the first data tag to a second list, and when at a head of the second list, transmits the data associated with the first data tag.
    Type: Grant
    Filed: May 31, 2018
    Date of Patent: May 19, 2020
    Assignee: Toshiba Memory Corporation
    Inventor: Andrew J. Tomlin
  • Patent number: 10657074
    Abstract: Examples include connecting an external physical layer device to a media access control device by determining a mode of a communications link between the external physical layer device and the media access control device; and when the mode of the communications link is serial gigabit media independent interface (SGMII), enabling an inter-integrated circuit (I2) interface between the external physical layer device and the media access control device, and setting a destination for management data input/output (MDIO) transactions to the external physical layer device.
    Type: Grant
    Filed: September 12, 2018
    Date of Patent: May 19, 2020
    Assignee: Intel Corporation
    Inventors: Jakub Fornal, Zoltan Fodor
  • Patent number: 10642777
    Abstract: A method and system for maximizing bandwidth of a Peripheral Component Interconnect Express (PCIe) Peer-to-Peer (P2P) connection determine a maximum bandwidth and a maximum read request size of a first device, determining a maximum bandwidth and a minimum payload size of a second device, calculate a calculated maximum payload size of the second device by using the maximum read request size of the first device and a bandwidth ratio between the first device and the second device, compare the minimum payload size of the second device with the calculated maximum payload size, and set an operational payload size of the second device to the calculated maximum payload size when the calculated maximum payload size is equal to or greater than the minimum payload size.
    Type: Grant
    Filed: April 11, 2018
    Date of Patent: May 5, 2020
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Dong-Uk Kim, Han-Joon Kim, Jae-Hong Min
  • Patent number: 10635320
    Abstract: The present disclosure relates to an integrator for a storage device, a corresponding storage device and a method of manufacturing the same. The integrator comprises a base board comprising a first interface and a second interface; a connector coupled to the first interface of the base board, the connector being connectable with at least one server in the storage device; an input/output (I/O) part coupled to the second interface of the base board and connectable with an I/O device; and a switcher arranged on the base board and adapted to exchange data between the first interface and the second interface to support data transmission of the I/O device or other servers with the server via the integrator.
    Type: Grant
    Filed: October 26, 2018
    Date of Patent: April 28, 2020
    Assignee: EMC IP Holding Company LLC
    Inventors: Haifang Zhai, Hendry Wu, David Dong, Yujie Zhou
  • Patent number: 10614023
    Abstract: Techniques are provided for exchanging dedicated hardware signals to manage a first-in first-out (FIFO). In an embodiment, a first processor initiates content transfer into the FIFO. The first processor activates a first hardware signal that is reserved for indicating that content resides within the FIFO. A second processor activates a second hardware signal that is reserved for indicating that content is accepted. The second hardware signal causes the first hardware signal to be deactivated. This exchange of hardware signals demarcates a FIFO transaction, which is mediated by interface circuitry of the FIFO.
    Type: Grant
    Filed: June 28, 2019
    Date of Patent: April 7, 2020
    Assignee: Oracle International Corporation
    Inventors: David A. Brown, Daniel Fowler, Rishabh Jain, Erik Schlanger, Michael Duller
  • Patent number: 10599591
    Abstract: A method of operating a storage device includes receiving, from a host, a first packet containing a buffer address indicating a location of a data buffer selected from among a plurality of data buffers in the host, parsing the buffer address from the first packet, and transmitting a second packet containing the buffer address to the host in response to the first packet.
    Type: Grant
    Filed: April 25, 2018
    Date of Patent: March 24, 2020
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Young-Min Lee, Sung-Ho Seo, Hwa-Seok Oh, Kyung-Phil Yoo, Seong-Yong Jang
  • Patent number: 10592441
    Abstract: Systems, methods, and apparatus for communicating datagrams over a serial communication link are provided. A receiving device captures a sending device address during bus arbitration and receives a datagram subsequent to the bus arbitration. The datagram includes at least a register address and a payload. The receiving device obtains an address region specific to the sending device within a register space of the receiving device based on the captured sending device address and the register address included in the datagram and writes the payload of the datagram to the register space according to the obtained address region.
    Type: Grant
    Filed: April 23, 2018
    Date of Patent: March 17, 2020
    Assignee: QUALCOMM Incorporated
    Inventors: Lalan Jee Mishra, Christopher Kong Yee Chun, Richard Dominic Wietfeldt, Mohit Kishore Prasad
  • Patent number: 10592270
    Abstract: The disclosure relates to systems and methods for defining a processor safety privilege level for controlling a distributed memory access protection system. More specifically, a safety hypervisor function for accessing a bus in a computer processing system includes a module, such as a Computer Processing Unit (CPU) or a Direct Memory Access (DMA) for accessing a system memory and a memory unit for storing a safety code, such as a Processor Status Word (PSW) or a configuration register (DMA (REG)). The module allocates the safety code to a processing transaction and the safety code is visible upon access of the bus by the module.
    Type: Grant
    Filed: October 16, 2017
    Date of Patent: March 17, 2020
    Assignee: Infineon Technologies AG
    Inventors: Simon Brewerton, Glenn Farrall, Neil Hastie, Frank Hellwig, Richard Knight, Antonio Vilela
  • Patent number: 10565041
    Abstract: Embodiments of the present disclosure generally relate to managing phys of a data storage target device. In one embodiment, a method of automatically managing phys of a data storage target device by a controller of the data storage device across a link reset includes transmitting a common target phy address for a plurality of target phys during a first link reset, storing the common target phy address in a non-volatile memory of the data storage device, resetting the target phys, and transmitting the stored common target phy address for the plurality of target phys during a second link reset. In another embodiment, a method of automatically managing phys of a data storage target device by a controller of the data storage device includes matching a received host address for a plurality of target phys and configuring the plurality of target phys into a wide port for the plurality of target phys with the matched received host address.
    Type: Grant
    Filed: May 19, 2017
    Date of Patent: February 18, 2020
    Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.
    Inventors: Darin Edward Gerhart, Nicholas Edward Ortmeier, Xin Chen
  • Patent number: 10558603
    Abstract: A storage system includes a holder, and a plurality of storage devices arranged along a line in the holder, each of the storage devices including first and second connection interfaces. Each of the first connection interfaces is electrically connected to a second connection interface of another storage device and each of the second connection interfaces is electrically connected to a first connection interface of another storage device, such that an electrical loop connection is formed through the plurality of the storage devices.
    Type: Grant
    Filed: April 18, 2019
    Date of Patent: February 11, 2020
    Assignee: TOSHIBA MEMORY CORPORATION
    Inventor: Hiroshi Sasagawa
  • Patent number: 10545550
    Abstract: A power-up control circuit is provided and includes a pull-down resistor, a pull-down switch, and an enable device. A first terminal of the pull-down resistor is electrically connected to a configuration channel pin of a USB Type-C connection port. The pull-down switch is electrically connected to a second terminal of the pull-down resistor and a ground node. The enable device is electrically connected to the pull-down switch and the configuration channel pin. When receiving a voltage detection signal which is transmitted by a dual-role port device through the configuration channel pin, the enable device turns on the pull-down switch to electrically connect the pull-down resistor to the ground node, so that the dual-role port device detects the pull-down resistor through the configuration channel pin and supplies power to the microcontroller through a power supply pin to keep the microcontroller in the power-up status.
    Type: Grant
    Filed: December 15, 2017
    Date of Patent: January 28, 2020
    Assignee: DELTA ELECTRONICS, INC.
    Inventors: Tien-He Chen, Che-Min Chen