Patents Examined by Christopher B. Shin
-
Patent number: 11586541Abstract: One embodiment can provide a node controller in a multiprocessor system. The node controller can include a processor interface to interface with a processor, a memory interface to interface with a fabric-attached memory, a node-controller interface to interface with a remote node controller, and a cache-coherence logic to operate in a first mode or a second mode. The cache-coherence logic manages cache coherence for a local memory of the processor coupled to the processor interface when operating in the first mode, and the cache-coherence logic manages cache coherence for the fabric-attached memory coupled to the memory interface when operating in the second mode.Type: GrantFiled: July 31, 2020Date of Patent: February 21, 2023Assignee: Hewlett Packard Enterprise Development LPInventors: Derek Schumacher, Randy Passint, Thomas McGee, Michael Malewicki, Michael S. Woodacre
-
Patent number: 11579808Abstract: In some examples, fabric driven NVMe subsystem zoning may include receiving, from a non-volatile memory express (NVMe) Name Server (NNS), a zoning specification that includes an indication of a host that is to communicate with a given NVMe subsystem of an NVMe storage domain. Based on the zoning specification, the host may be designated as being permitted to connect to the given NVMe subsystem of the NVMe storage domain. An NVMe connect command may be received from the host. Based on the designation and an analysis of the NVMe connect command, a connection may be established between the given NVMe subsystem of the NVMe storage domain and the host.Type: GrantFiled: May 12, 2021Date of Patent: February 14, 2023Assignee: Hewlett Packard Enterprise Development LPInventors: Asutosh Satapathy, Komateswar Dhanadevan, Krishna Babu Puttagunta, Vivek Agarwal, Rupin T. Mohan, Govind Chandru Rathod
-
Patent number: 11573915Abstract: A method of operating a storage device includes receiving, from a host, a first packet containing a buffer address indicating a location of a data buffer selected from among a plurality of data buffers in the host, parsing the buffer address from the first packet, and transmitting a second packet containing the buffer address to the host in response to the first packet.Type: GrantFiled: June 28, 2021Date of Patent: February 7, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Min Lee, Sung-Ho Seo, Hwa-Seok Oh, Kyung-Phil Yoo, Seong-Yong Jang
-
Patent number: 11561909Abstract: Technology is disclosed for allocating PCIe bus bandwidth to storage commands in a peer-to-peer environment. A non-volatile storage system has a peer-to-peer connection with a host system and a target device, such as a GPU. A memory controller in the storage system monitors latency of PCIe transactions that are performed over a PCIe bus in order to transfer data for NVMe commands. The PCIe transactions may involve direct memory access (DMA) of memory in the host system or target device. There could be a significant difference in transaction latency depending on what memory is being accessed and/or what communication link is used to access the memory. The memory controller allocates bandwidth on a PCIe bus to the NVMe commands based on the latencies of the PCIe transactions. In an aspect, the memory controller groups the PCIe addresses based on the latencies of the PCIe transactions.Type: GrantFiled: April 28, 2021Date of Patent: January 24, 2023Assignee: Western Digital Technologies, Inc.Inventors: Judah Gamliel Hahn, Shay Benisty, Ariel Navon
-
Patent number: 11550512Abstract: A system and method employing a distributed hardware architecture, either independently or in cooperation with an attendant data structure, in connection with various data processing strategies and data analytics implementations are disclosed. A compute node may be implemented independent of a host compute system to manage and to execute data processing operations. Additionally, an unique algorithm architecture and processing system and method are also disclosed. Different types of nodes may be implemented, either independently or in cooperation with an attendant data structure, in connection with various data processing strategies and data analytics implementations.Type: GrantFiled: February 7, 2022Date of Patent: January 10, 2023Inventors: Robert Bismuth, Mike Stengle
-
Patent number: 11544203Abstract: A system can include a plurality of sequencers each configured to provide a number of sequenced output signals responsive to assertion of a respective sequencer enable signal provided thereto. The system can include chaining circuitry coupled to the plurality of sequencers. The chaining circuitry can comprise logic to: responsive to assertion of a primary enable signal received thereby, assert respective sequencer enable signals provided to the plurality of sequencers in accordance with a first sequence; and responsive to deassertion of the primary enable signal, assert the respective sequencer enable signals provided to the plurality of sequencers in accordance with a second sequence.Type: GrantFiled: March 12, 2020Date of Patent: January 3, 2023Assignee: Micron Technology, Inc.Inventors: Keith A. Benjamin, Thomas Dougherty
-
Patent number: 11537539Abstract: A system includes a central processing unit (CPU) including semiconductor dies, wherein each semiconductor die includes processing cores. The system includes a multi-host network interface card (NIC). The NIC includes an external connection interface circuit and CPU interface circuits. The NIC is coupled to an external data source through the external connection interface circuit and to each the semiconductor dies through a respective CPU interface circuit. The NIC is configured to receive data from the external data source for a different peripherals separately connected to semiconductor dies, and route the data for peripherals through respective CPU interface circuits.Type: GrantFiled: October 18, 2021Date of Patent: December 27, 2022Assignee: SOFTIRON LIMITEDInventor: Alan Ott
-
Patent number: 11531475Abstract: An integrated circuit includes protected container access control logic to perform a set of access control checks and to determine whether to allow a device protected container module (DPCM) and an input and/or output (I/O) device to communicate securely through one of direct memory access (DMA) and memory-mapped input/output (MMIO). The DPCM and the I/O device are allowed to communicate securely if it is determined that at least the DPCM and the I/O device are mapped to one another, an access address associated with the communication resolves into a protected container memory, and a page of the protected container memory into which the access address resolves allows for the aforementioned one of DMA and MMIO. In some cases, a Security Attributes of Initiator (SAI) or security identifier may be used to obtain a DPCM identifier or attest that access is from a DPCM mapped to the I/O device.Type: GrantFiled: May 25, 2020Date of Patent: December 20, 2022Assignee: Intel CorporationInventors: Ilya Alexandrovich, Vladimir Beker, Gideon Gerzon, Vincent R. Scarlata
-
Patent number: 11531629Abstract: Designs for a rackmount chassis having multiple card slots are presented herein. In one example, an apparatus includes a chassis configured to mount into a server rack, including a plurality of peripheral card slots, and a plurality of status lights configured to provide indications of operational status for an associated slot. The chassis further includes switch circuitry, including at least three switch elements, configured to couple the slots, wherein a first portion of ports on each of the switch elements is coupled to corresponding slots, a second portion of the ports on each of the switch elements is coupled to external ports of the chassis, and a third portion of the ports on each of the switch elements is coupled to at least another among the switch elements. The chassis may further include a plurality of external ports on the chassis communicatively coupled to the slots through the switch circuitry.Type: GrantFiled: October 20, 2021Date of Patent: December 20, 2022Assignee: Liqid Inc.Inventors: Christopher R. Long, Andrew Rudolph Heyd, Brenden Rust
-
Patent number: 11516287Abstract: A method for performing Simple Storage Service (S3) seamless migration using index objects and associated apparatus are provided. The method includes: in response to a request of migrating user data of a user of the storage server from a remote S3-compatible server into the storage server, during an index stage, utilizing an index-object-based S3 migration management module among multiple program modules running on a host device within the storage server to create and store multiple index objects into a storage device layer of the storage server to be respective representatives of multiple normal objects of the user data at the storage server, and migrate respective Access Control Lists (ACLs) of the multiple normal objects to the storage server to be respective ACLs of the multiple index objects; and during a data stage, utilizing the index-object-based S3 migration management module to trigger one or more migration agents to migrate object data.Type: GrantFiled: February 4, 2021Date of Patent: November 29, 2022Assignee: Silicon Motion Technology (Hong Kong) LimitedInventors: Chi-En Chang, Kuan-Kai Chiu
-
Patent number: 11507301Abstract: A semiconductor memory module for shared memory access implements memory-centric structures using a quasi-volatile memory. In one embodiment, the memory module for shared memory access includes a memory cube providing high capacity memory coupled to multiple multi-port memories to support simultaneous memory access at multiple memory interfaces. In other embodiments, a memory module incorporates a processor to implement computational memory architecture. In some embodiments, a mini core memory system implements a memory architecture for providing direct and parallel memory access to a mini processor core array.Type: GrantFiled: February 16, 2021Date of Patent: November 22, 2022Assignee: SUNRISE MEMORY CORPORATIONInventor: Robert D. Norman
-
Patent number: 11500689Abstract: A communication method includes monitoring, by a shared agent, shared memory, wherein the shared memory is used by a first application, wherein the first application runs on a virtual device, wherein the virtual device is located on a host, wherein the shared memory belongs to a part of memory of the host and does not belong to memory specified by the host for the virtual device, and wherein the shared agent is disposed on the host independent of the virtual device, determining, by the shared agent, whether data of the first application is written to the shared memory, reading, by the shared agent, the data from the shared memory and sending the data to a second application in response to the data of the first application is written to the shared memory, wherein the second application is a data sharing party specified by the first application.Type: GrantFiled: August 21, 2020Date of Patent: November 15, 2022Assignee: HUAWEI TECHNOLOGIES CO., LTD.Inventors: Lu Xiao, Mingchang Wei
-
Patent number: 11500587Abstract: A multi-stream memory system includes an in-device data processor including a first data processing engine and a second data processing engine, a controller processor, and a processor memory coupled to the controller processor, wherein the processor memory has stored thereon instructions that, when executed by the controller processor, cause the controller processor to perform: identifying a stream ID of an input stream, identifying the first data processing engine as being associated with the stream ID based on a stream assignment table, and applying the first data processing engine to the input stream to generate processed data.Type: GrantFiled: December 9, 2020Date of Patent: November 15, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Jing Yang, Jingpei Yang, Rekha Pitchumani
-
Patent number: 11494079Abstract: A method includes steps of: assigning a value of a setting variable to a memory allocation variable; allocating address space to peripheral devices based on the memory allocation variable; determining whether allocated address space is sufficient; acquiring a system-wise greatest demand size value when allotted address space is insufficient; determining whether the memory allocation variable exceeds the system-wise greatest demand size value; updating the memory allocation variable to have a larger value when the memory allocation variable does not exceed the system-wise greatest demand size value; and assigning the value of the memory allocation variable to the setting variable when the memory allocation variable exceeds the system-wise greatest demand size value.Type: GrantFiled: June 28, 2021Date of Patent: November 8, 2022Assignee: MITAC COMPUTING TECHNOLOGY CORPORATIONInventor: Ching-Hsiang Lu
-
Patent number: 11487677Abstract: A storage device including: a bridge board to receive a first command; an authenticator to receive user information; and a memory device to receive the first command from the bridge board, the memory device includes a memory controller which determines a status of the memory device, provides status information including the determined status of the memory device to the bridge board, determines the status of the memory device as an unlocked status or a locked status, the bridge board includes a transceiver which communicates with the host through an interface, a register which stores interface information, and a bridge board controller which generates a first response to the first command in a format corresponding to the interface using the interface information, and provides the first response to a host, the first response includes a status bit which inhibits or allows a write operation with respect to the memory device.Type: GrantFiled: August 18, 2020Date of Patent: November 1, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Min Gon Shin, Ji Soo Kim, Seung-Jae Lee, Ye Jin Yoon, Hwa Soo Lee
-
Patent number: 11487470Abstract: A method, computer program product, and computing system for determining whether storage space usage on a storage system has reached a predefined threshold of a total storage capacity of the storage system. An out-of-space mode may be initiated on the storage system in response to determining that the storage space usage has reached the predefined threshold of the total storage capacity of the storage system. An amount of free storage capacity for exiting the out-of-space mode may be determined based upon, at least in part, a predefined minimum free storage capacity, a predefined maximum free storage capacity, and the total storage capacity of the storage system.Type: GrantFiled: May 27, 2020Date of Patent: November 1, 2022Assignee: EMC IP HOLDING COMPANY, LLCInventors: Vamsi K. Vankamamidi, Liam Li, Yousheng Liu, Xinlei Xu
-
Patent number: 11481116Abstract: A computing device comprises two or more compute nodes, that each include two or more processor cores. Each compute node comprises an independently coherent domain that is not coherent with other compute nodes. A central IO die is communicatively coupled to each of the two or more compute nodes. A plurality of natively-attached volatile memory units are attached to the central IO die via one or more memory controllers. The central IO die includes one or more home agents for each compute node. The home agents are configured to map memory access requests received from the compute nodes to one or more addresses within the natively attached volatile memory units.Type: GrantFiled: September 9, 2020Date of Patent: October 25, 2022Assignee: Microsoft Technology Licensing, LLCInventors: Siamak Tavallaei, Ishwar Agarwal
-
Patent number: 11467834Abstract: A system for computing. In some embodiments, the system includes: a memory, the memory including one or more function-in-memory circuits; and a cache coherent protocol interface circuit having a first interface and a second interface. A function-in-memory circuit of the one or more function-in-memory circuits may be configured to perform an operation on operands including a first operand retrieved from the memory, to form a result. The first interface of the cache coherent protocol interface circuit may be connected to the memory, and the second interface of the cache coherent protocol interface circuit may be configured as a cache coherent protocol interface on a bus interface.Type: GrantFiled: June 26, 2020Date of Patent: October 11, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Krishna T. Malladi, Andrew Chang
-
Patent number: 11461021Abstract: An electronic device is provided. A computing system includes a storage device and a host. The storage device includes a memory device including a write protection area. The host performs an operation of providing, to the storage device, a first request regarding security write and write data in parallel with an operation of generating a host authentication code based on the write data and a key shared with the storage device.Type: GrantFiled: January 25, 2021Date of Patent: October 4, 2022Assignee: SK hynix Inc.Inventor: Gun Wook Lee
-
Patent number: 11455102Abstract: An electronic device is provided. A storage device includes a memory device and a memory controller. The memory device includes a write protection area. The memory controller controls the memory device to perform a read operation on the write protection area, in response to a series of requests regarding security read that are received from a host, provides read data received from the memory device to the host, and generates a device authentication code based on the read data. The memory controller performs generation of the device authentication code in parallel with provision of the read data to the host.Type: GrantFiled: July 30, 2020Date of Patent: September 27, 2022Assignee: SK hynix Inc.Inventor: Gun Wook Lee