Patents Examined by David Hardy
-
Patent number: 6169325Abstract: To realize low-profile electronic apparatus (a memory module and a memory card) of a large storage size by mounting tape carrier packages (TCPs) with a memory chip encapsulated onto a wiring board in high density. To be more specific, a TCP is composed of an insulating tape, leads formed on one side thereof, a potting resin with a semiconductor chip encapsulated, and a pair of support leads arranged on two opposite short sides. The pair of support leads function to hold the TCP at a constant tilt angle relative to the mounting surface of the wiring board. By varying the length vertical to the mounting surface, the TCP can be mounted to a desired tilt angle.Type: GrantFiled: December 15, 1998Date of Patent: January 2, 2001Assignees: Hitachi, Ltd., Hitachi ULSI Systems Co., Ltd.Inventors: Shuichiro Azuma, Takayuki Okinaga, Takashi Emata, Tomoaki Kudaishi, Tamaki Wada, Kunihiko Nishi, Masachika Masuda, Toshio Sugano
-
Patent number: 6169328Abstract: A semiconductor chip package structure for providing a reliable interface between a semiconductor chip and a PWB to accommodate for the thermal coefficient of expansion mismatch therebetween. The interface between a chip and a PWB is comprised of a package substrate having a plurality of compliant pads defining channels therebetween. The package substrate is typically comprised of a flexible dielectric sheet that has leads and terminals on at least one surface thereof. The pads have a first coefficient of thermal expansion (“CTE”) and are comprised of a material having a fairly low modulus of elasticity. An encapsulant having a second CTE lower than the CTE of the compliant pads is disposed within the channels to form a uniform encapsulation layer. The pads are in rough alignment with the conductive terminals on the package substrate thereby allowing independent movement of the terminals during thermal cycling of the chip.Type: GrantFiled: February 8, 1999Date of Patent: January 2, 2001Assignee: Tessera, IncInventors: Craig Mitchell, Mike Warner, Jim Behlen
-
Patent number: 6166438Abstract: An integrated circuit and associated method for reducing total signal propagation delay as well as power consumption and thermal dissipation. The integrated circuit comprises a plurality of active layers coupled together in close proximity. In order to produce the integrated circuit, at least two active layers are removed from their respective substrate after integrated circuit processing. Some of the methods that may be used include Silicon on Insulator ("SOI") and epitaxial etch stop ("EES") processes. After removal of the active layers, at least one via is implemented on a bottom surface of each active layer in order to establish a mechanical and electrical connection between the via and its associated metal interconnects. Thereafter, the active layers are coupled together by ultrasonic welding or through nitride lamination using Titanium Nitride for conductive regions and Silicon Nitride for insulative regions.Type: GrantFiled: February 26, 1997Date of Patent: December 26, 2000Assignee: Sun Microsystems, Inc.Inventor: Howard L. Davidson
-
Patent number: 6166433Abstract: The semiconductor device includes a semiconductor chip, an FPC tape for mounting the semiconductor chip thereto, a mold resin for protecting the semiconductor chip, and metal balls provided on the FPC tape for connecting the semiconductor chip to a circuit board. The mold resin has the glass transition temperature not lower than 200.degree. C., the coefficient of linear expansion in the range from 13 to 18 ppm/.degree. C., and Young's modulus in the range from 1500 to 3000 kg/mm.sup.2, whereby warpage of the semiconductor device is mitigated. The semiconductor device can also include a buffer layer. The semiconductor device can be manufactured by collectively molding a plurality of semiconductor chips mounted to the FPC tape and by cutting the molded article into individual semiconductor packages.Type: GrantFiled: December 24, 1998Date of Patent: December 26, 2000Assignee: Fujitsu LimitedInventors: Akira Takashima, Hidehiko Akasaki, Haruo Kojima, Fumihiko Taniguchi, Kazunari Kosakai, Koji Honna, Toshihisa Higashiyama
-
Patent number: 6165845Abstract: A method is provided to form a sharp poly tip to improve the speed of a split-gate flash memory. The sharp poly tip is provided in place of the conventional gate bird's beak (GBB) because the latter requires the forming of thick poly-oxide which is more and more difficult in the miniaturized circuits of the ultra scale integrated technology. Furthermore, it is well known that GBB encroaches under the gate edge in a split-gate flash and degrades the programmability of submicron memory cells. The sharp poly tip of the invention is provided by forming a tapered floating gate through a high pressure etch such that the tip of the upper edge of the floating gate under the poly oxide is sharper and more robust, and, therefore, less susceptible to damage during the manufacture of the cell. The invention is also directed to a semiconductor device fabricated by the disclosed method.Type: GrantFiled: April 26, 1999Date of Patent: December 26, 2000Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chia-Ta Hsieh, Yai-Fen Lin, Hung-Cheng Sung, Jack Yeh, Di-Son Kuo
-
Patent number: 6166408Abstract: An apparatus and method for fabrication a hexagonally symmetric cell, (e.g., a dynamic random access memory cell (100)). The cell can comprise a bitline contact (38), storage node contacts (32) hexagonally surrounding the bitline contact (38), storage nodes (36) also surrounding the bitline contact (38), a wordline (30) portions of which form field effect transistor gates. Large distances between bitline contacts (38) and storage node contacts (32) cause large problems during photolithography because dark areas are difficult to achieve when using Levenson Phaseshift. Because Levenson Phaseshift depends on wave cancellations between nearby features, commonly known as destructive interferences, the resultant printability of the pattern is largely a function of the symmetry and separation distances. When non-symmetries in the pattern occur, the result is weaker cancellations of fields (i.e. between features) and a large loss of image contrast and depth of focus during the printing step.Type: GrantFiled: December 18, 1998Date of Patent: December 26, 2000Assignee: Texas Instruments IncorporatedInventors: Akitoshi Nishimura, Yasutoshi Okuno, Rajesh Khamankar, Shane R. Palmer
-
Patent number: 6166417Abstract: A transistor device includes a gate dielectric overlying a substrate, a barrier layer overlying the gate dielectric, and a gate electrode overlying the barrier layer. The barrier layer of the device has a physical property that inhibits interaction between the gate dielectric and the gate electrode.Type: GrantFiled: June 30, 1998Date of Patent: December 26, 2000Assignee: Intel CorporationInventors: Gang Bai, Chunlin Liang
-
Patent number: 6166424Abstract: On a substrate, there are provided a lower electrode, a capacitance insulating film, a passivation insulating film, and a first partial film of an upper electrode to be filled in a second aperture (capacitance determining aperture) formed in the passivation insulating film. The lower electrode, the capacitance insulating film, and the first partial film constitute a capacitance element. The upper electrode has the first partial film which is in contact with the capacitance insulating film and a second partial film which is not in contact with the capacitance insulating film. Since a second electrode wire consisting of a lower-layer film composed of titanium and an upper-layer film composed of an aluminum alloy film is in contact with the second partial film distinct from the first partial film of the upper electrode, titanium or the like encroaching from the second electrode wire can be prevented from diffusing into the capacitance insulating film.Type: GrantFiled: July 2, 1998Date of Patent: December 26, 2000Assignee: Matsushita Electronics CorporationInventors: Takumi Mikawa, Yuji Judai, Yoshihisa Nagano
-
Patent number: 6166446Abstract: A semiconductor device in which defective resin filling can be prevented. One embodiment has a metal heat-releasing plate (103) with good thermal conductivity, which is sealed within a resin portion (107). An inner lead (101) is attached to the heat-releasing plate (103) and is at the same time provided with a bent portion. The heat-releasing plate (103) is located at the center of the resin portion (107) in its thickness-wise direction. The above arrangement roughly equalizes the spaces above and under the heat-releasing plate (103), thereby improving the resin filling performance to enable fabrication of a semiconductor device without causing defective resin filling such as an unfilled portion.Type: GrantFiled: May 18, 1999Date of Patent: December 26, 2000Assignee: Seiko Epson CorporationInventor: Yasuyuki Masaki
-
Patent number: 6166442Abstract: A semiconductor device is comprised of a first wire that has a plurality of via holes formed in the vicinity of an end thereof and that is connected to a conductor of a different layer through the via holes, and a plurality of slits that are provided parallel to the direction in which the first wire extends and that split the first wire into a plurality of second wires over a predetermined distance from the end thereof.Type: GrantFiled: January 5, 1999Date of Patent: December 26, 2000Assignee: Oki Electric Industry Co., Ltd.Inventor: Makiko Nakamura
-
Patent number: 6166395Abstract: In one aspect, the invention includes a semiconductor processing method comprising depositing a silicon layer over a substrate at different deposition temperatures which at least include increasing the deposition temperature through a range of from about 550.degree. C. to about 560.degree. C.Type: GrantFiled: March 1, 1999Date of Patent: December 26, 2000Assignee: Micron Technology, Inc.Inventors: Keith Smith, Phillip G. Wald
-
Patent number: 6166398Abstract: A method of forming a thin film transistor includes, a) forming a thin film transistor layer of semiconductive material; b) providing a gate operatively adjacent the thin film transistor layer; c) forming at least one electrically conductive sidewall spacer over at least one lateral edge of the gate, the spacer being electrically continuous therewith; and d) providing a source region, a drain region, a drain offset region, and a channel region in the thin film transistor layer; the drain offset region being positioned operatively adjacent the one electrically conductive sidewall spacer and being gated thereby. The spacer is formed by anisotropically etching a spacer forming layer.Type: GrantFiled: May 8, 1998Date of Patent: December 26, 2000Assignee: Micron Technology, Inc.Inventors: Shubneesh Batra, Monte Manning, Sanjay Banerjee, LeTien Jung
-
Patent number: 6166422Abstract: An integrated circuit structure is provided with an inductor formed therein which comprises a metal coil on an insulated surface over a semiconductor substrate, and a high magnetic susceptibility cobalt/nickel metal core located adjacent said metal coil, but spaced therefrom by one or more insulation layers. In one embodiment, the high magnetic susceptibility cobalt/nickel metal core is placed between lower and upper portions of the metal coil which are interconnected together by filled vias. In another embodiment, the metal coil is formed in a serpentine shape in one plane on an insulated surface over the semiconductor substrate, and the high magnetic susceptibility cobalt/nickel metal core is formed over the serpentine coil, but spaced from the serpentine coil by another insulation layer.Type: GrantFiled: May 13, 1998Date of Patent: December 26, 2000Assignee: LSI Logic CorporationInventors: Linggian Qian, Wen-Chin Stanley Yeh
-
Patent number: 6166437Abstract: A silicon wafer is etched to form a first and second series of guidance features. The features of the first series are larger than and surround the features of the second series. The second series is clustered into groups and a hole is formed in the center of each group. The wafer is designed to integrate a silicon package having preformed contacts with a plurality of silicon-based chips. The package and each chip has a series of guidance recesses which correspond to the guidance features of the first and second series, respectively. One chip is placed on top of each group of the second series, and the package is placed on top of the first series. The recesses in the package and chips will precisely align with and slidingly engage the upper ends of the features. Since the features of the first series are larger than those of the second series, there is a clearance between the package and the chips.Type: GrantFiled: April 12, 1999Date of Patent: December 26, 2000Assignee: International Business Machines CorporationInventors: Sang Hoo Dhong, Kevin John Nowka, Michael Jay Shapiro
-
Patent number: 6163066Abstract: A porous silicon dioxide insulator having a low relative dielectric constant of about 2.0 or less is formed from a silicon carbide base layer. Initially, at least one layer of silicon carbide is deposited on a semiconductor substrate. The silicon carbide layer is then etched to form a porous silicon carbide layer, which is oxidized to produce the final porous silicon dioxide layer.Type: GrantFiled: August 24, 1998Date of Patent: December 19, 2000Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Kie Y. Ahn
-
Patent number: 6163044Abstract: An integrated circuit includes a substrate pump circuit developing an internal back-bias voltage on an output, and an external terminal adapted to receive an external back-bias voltage. A semiconductor substrate is coupled to the external terminal and to the output of the substrate pump circuit. The semiconductor substrate includes at least one transistor formed in the semiconductor substrate which has a first threshold voltage when the internal back-bias voltage is applied to the substrate. The at least one transistor has a second threshold voltage greater than the first threshold voltage when the external back-bias voltage is received on the external terminal.Type: GrantFiled: February 18, 1998Date of Patent: December 19, 2000Assignee: Micron Technology, Inc.Inventor: H. Montgomery Manning
-
Patent number: 6163067Abstract: A semiconductor apparatus and a process for fabricating the same according to the invention permit reduction in width of a wiring pattern of the semiconductor apparatus and in distance between wiring elements. A stopper film and an insulating film are provided on a substrate. The etching rate of RIE for the insulating film is greater than that for the stopper film. The stopper film and insulating film are formed on the insulating film. A pattern of the contact hole is formed in the stopper film. A wiring pattern is formed on the resist film. The insulating films are etched by RIE with the resist film and stopper film used as masks. Thus, a groove for formation of wiring and a contact hole for formation of a contact plug are simultaneously formed in a self-alignment manner.Type: GrantFiled: December 31, 1998Date of Patent: December 19, 2000Assignee: Kabushiki Kaisha ToshibaInventors: Masahiro Inohara, Hideki Shibata, Tadashi Matsuno
-
Patent number: 6163060Abstract: The present invention is directed to a new semiconductor device and a method for making same. The new semiconductor device is comprised of a gate barrier layer, a composite gate dielectric layer, a conductor layer, and at least one source/drain region formed in aemiconducting substrate. The method comprises forming the gate barrier layer, composite gate dielectric layer and conductor layer, patterning those layers, and forming at least one source/drain region in said semiconductor substrate. The composite gate dielectric layer is comprised of at least two different materials having different dielectric constants.Type: GrantFiled: September 30, 1998Date of Patent: December 19, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Mark I. Gardner, Mark C. Gilmer
-
Patent number: 6160288Abstract: A vertical type MISFET having a trench structure is improved in pressure resistance without increasing its on-resistance. In the vertical type MISFET, a p-type base region is so formed as to be deeper than a trench immediately under which is formed an n-type semiconductor region. This region is adjacent to an n-type epitaxial layer and higher in concentration of impurities than an n-type semiconductor substrate.Type: GrantFiled: February 19, 1999Date of Patent: December 12, 2000Assignee: NEC CorporationInventor: Manabu Yamada
-
Patent number: 6160292Abstract: According to the present invention, a circuit and methods for enhancing the operation of SOI fabricated devices are disclosed. In a preferred embodiment of the present invention, a pulse discharge circuit is provided. Here, a circuit is designed to provide a pulse that will discharge the accumulated electrical charge on the body of the SOI devices in the memory subarray just prior to the first access cycle. As explained above, once the accumulated charge has been dissipated, the speed penalty for successive accesses to the memory subarray is eliminated or greatly reduced. With a proper control signal, timing and sizing, this can be a very effective method to solve the problem associated with the SOI loading effect. Alternatively, instead of connecting the bodies of all SOI devices in a memory circuit to ground, the bodies of the N-channel FET pull-down devices of the local word line drivers can be selectively connected to a reference ground.Type: GrantFiled: April 22, 1998Date of Patent: December 12, 2000Assignee: International Business Machines CorporationInventors: Roy Childs Flaker, deceased, Louis L. Hsu, Jente B. Kuang