Patents Examined by David Nhu
-
Patent number: 9331085Abstract: A semiconductor device may include: a substrate. First and second gate electrode patterns are disposed on first and second fin type active patterns. The first and second fin type active patterns include a first channel region disposed between a first impurity region and a second impurity region. The second gate electrode pattern crosses a first gate-separating region included in the second fin type active region. The first gate-separating region includes a trench and an embedded insulator filling at least a portion of the trench.Type: GrantFiled: April 7, 2015Date of Patent: May 3, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun Min Choi, Shin Cheol Min, Ji Hoon Yoon
-
Patent number: 9324869Abstract: The present disclosure provides, in various aspects, a method of forming a semiconductor device and accordingly formed semiconductor devices. In accordance with some illustrative embodiments herein, a fin is provided in an upper surface of a substrate, the fin having a height dimension and an initial width dimension. After forming a mask on the fin, wherein the mask only partially covers an upper surface of the fin, the fin is exposed to an etch process for removing material in accordance with the mask such that a channel portion connecting end portions of the fin is formed. Herein, a width dimension of the channel portion is smaller than a width dimension of the end portions. In accordance with some illustrative embodiments of the present disclosure, the channel portion may substantially have a cross-section of one of a triangular shape and a double-sigma shape.Type: GrantFiled: February 4, 2015Date of Patent: April 26, 2016Assignee: GLOBALFOUNDRIES Inc.Inventors: Ran Yan, Alban Zaka, Jan Hoentschel
-
Patent number: 9318604Abstract: A semiconductor device includes a plurality of first gate electrodes buried in a semiconductor substrate including an active region and a device isolation film, a plurality of junction regions including storage node junction regions and a bit line junction region disposed between the storage node junction regions, a plurality of storage node contact plugs respectively disposed over and coupled to the storage node junction regions, a plurality of storage nodes respectively disposed over and coupled to the storage node contact plugs, and a second gate electrode disposed over a sidewall of a corresponding one of the storage node contact plugs. A vertical transistor includes the second gate electrode and the corresponding storage node contact plug and stores charges leaked from a corresponding one of the storage nodes.Type: GrantFiled: February 5, 2015Date of Patent: April 19, 2016Assignee: SK HYNIX INC.Inventor: Il Woong Kwon
-
Patent number: 9318491Abstract: A semiconductor device includes a substrate, an insulating layer disposed on the substrate and having a trench exposing a surface portion of the substrate, and a channel-forming structure comprising crystalline semiconductor material. The channel-forming structure has a lower portion located in the trench and fins extending upright on the lower portion, where the fins are spaced from each other and are each narrower than an opening of the trench, and the lower portion of the channel forming structure has a higher crystal defect density than the fins of the channel forming structure.Type: GrantFiled: November 19, 2014Date of Patent: April 19, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Mirco Cantoro, Taeyong Kwon, Sangsu Kim, Jae-Hwan Lee
-
Patent number: 9318380Abstract: A semiconductor device has a first conductive layer formed over a first substrate. A second conductive layer is formed over a second substrate. A first semiconductor die is mounted to the first substrate and electrically connected to the first conductive layer. A second semiconductor die is mounted to the second substrate and electrically connected to the second conductive layer. The first semiconductor die is mounted over the second semiconductor die. An encapsulant is deposited over the first and second semiconductor die and the first and second substrates. A conductive interconnect structure is formed through the encapsulant to electrically connect the first and second semiconductor die to the second surface of the semiconductor device. Forming the conductive interconnect structure includes forming a plurality of conductive vias through the encapsulant and the first substrate outside a footprint of the first and second semiconductor die.Type: GrantFiled: July 14, 2014Date of Patent: April 19, 2016Assignee: STATS ChipPAC, Ltd.Inventors: YoungJoon Kim, SangMi Park, YongHyuk Jeong
-
Patent number: 9318719Abstract: A method for producing an organic photoelectric conversion device, including a step of forming an anode, a step of forming an active layer on the above-described anode, a step of forming an oxide layer comprising a zinc oxide doped with at least one metal selected from the group consisting of gallium, aluminum, indium and boron on the above-described active layer, and a step of forming a cathode on the above-described oxide layer by a vacuum film formation method.Type: GrantFiled: May 24, 2013Date of Patent: April 19, 2016Assignee: SUMITOMO CHEMICAL COMPANY, LIMITEDInventor: Yasunori Uetani
-
Patent number: 9318419Abstract: Conductive line structures, and methods of forming the same, include first and second pattern structures, insulation layer patterns and an insulating interlayer. The first pattern structure includes a conductive line pattern and a hard mask stacked, and extends in a first direction. The second pattern structure includes a second conductive line pattern and another hard mask stacked, and at least a portion of the pattern structure extends in the first direction. The insulation layer patterns contact end portions of the pattern structures. The first pattern structure and an insulation layer pattern form a closed curve shape in plan view, and the second pattern structure and another insulation layer pattern form another closed curve shape in plan view. The insulating interlayer covers upper portions of the pattern structures and the insulation layer patterns, an air gap between the pattern structures, and another air gap between the insulation layer patterns.Type: GrantFiled: November 4, 2014Date of Patent: April 19, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Sok-Won Lee, Joon-Hee Lee, Jung-Dal Choi, Seong-Min Jo
-
Patent number: 9318454Abstract: This drive chip has a configuration that is provided with: a base main body; two terminal groups that are respectively disposed along the base main body sides in the longitudinal direction of the base main body, said sides facing each other; a narrow-pitch section in one terminal group wherein terminals are disposed in a zigzag manner in two or more rows, said narrow-pitch section having a narrow terminal pitch in the longitudinal direction; a rough pitch section in the one terminal group, said rough pitch section having a terminal pitch in the longitudinal direction wider than that of the narrow pitch section; and a dummy bump that is disposed between the two terminal groups, said dummy bump being disposed parallel to the rough pitch section.Type: GrantFiled: October 7, 2013Date of Patent: April 19, 2016Assignee: Sharp Kabushiki KaishaInventors: Takashi Matsui, Takeshi Horiguchi, Motoji Shiota
-
Patent number: 9312312Abstract: A display including a plurality of display units and a plurality of holes is provided. Each of the display units includes a transparent area. Each of the holes is formed by a part of the transparent areas. At least one of the holes satisfies 2 ? ? ? ? A ? S < 8 3 ? 3 ? ? A , wherein A is an area of each of the holes and the S is a perimeter of each of the holes, and the at least one of the holes is a hole of a non-quadrilateral-type shape. These holes are arranged along a first direction in staggered arrangement, parts of projections of the holes along a second direction are overlapped with one another, and the first direction is different from the second direction.Type: GrantFiled: December 30, 2014Date of Patent: April 12, 2016Assignee: Industrial Technology Research InstituteInventors: Yu-Hsiang Tsai, Kuo-Lung Lo, Pei-Pei Cheng
-
Patent number: 9312264Abstract: The present invention provides a non-volatile memory device using a memory transistor including an oxide semiconductor, capable of writing with low power consumption, without receiving an influence of deterioration of a selection transistor connected in series to the memory transistor. A memory cell 1 includes a memory transistor Qm, and first and second selection transistors Q1 and Q2. During a writing operation, the memory transistor Qm and the first selection transistor Q1 are set to the ON state, and the second selection transistor Q2 is set to the OFF state. A writing current is flown to a series circuit of the memory transistor Qm and the first selection transistor Q1. The memory transistor Qm is transited from a first state that indicates a transistor characteristic to a second state that indicates an ohmic resistance characteristic.Type: GrantFiled: October 15, 2013Date of Patent: April 12, 2016Assignee: Sharp Kabushiki KaishaInventors: Naoki Ueda, Sumio Katoh
-
Patent number: 9312135Abstract: The generation of auxiliary crystal defects is induced in a semiconductor substrate. Then the semiconductor substrate is pre-annealed at a temperature above a dissociation temperature at which the auxiliary crystal defects transform into defect complexes, which may be electrically inactive. Then protons may be implanted into the semiconductor substrate to induce the generation of radiation-induced main crystal defects. The defect complexes may enhance the efficiency of the formation of particle-related dopants based on the radiation-induced main crystal defects.Type: GrantFiled: March 19, 2014Date of Patent: April 12, 2016Assignee: Infineon Technologies AGInventors: Johannes Georg Laven, Hans-Joachim Schulze, Moriz Jelinek, Werner Schustereder
-
Patent number: 9312271Abstract: According to an embodiment, a non-volatile memory device includes electrodes, an inter-layer insulating film between the electrodes and at least one semiconductor layer extending through the electrodes and the inter-layer insulating film. The device includes a charge storage layer between the semiconductor layer and each electrode, a first insulating film between the charge storage layer and the semiconductor layer, and a second insulating film. The second insulating film includes a first portion between the charge storage layer and each electrode, a second portion between each electrode and the inter-layer insulating film, and a third portion that links the first portion and the second portion. In a cross-section of the third portion parallel to the first direction and a second direction toward each electrode from the charge storage layer, a curved surface on the charge storage layer side has a curvature radius larger than a surface on the electrodes side.Type: GrantFiled: January 15, 2015Date of Patent: April 12, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Keiichi Sawa, Masayuki Tanaka, Katsuaki Natori
-
Patent number: 9305962Abstract: Embodiments of the invention relate to a camera assembly including a rear-facing camera and a front-facing camera operatively coupled together (e.g., bonded, stacked on a common substrate). In some embodiments of the invention, a system having an array of frontside illuminated (FSI) imaging pixels is bonded to a system having an array of backside illuminated (BSI) imaging pixels, creating a camera assembly with a minimal size (e.g., a reduced thickness compared to prior art solutions). An FSI image sensor wafer may be used as a handle wafer for a BSI image sensor wafer when it is thinned, thereby decreasing the thickness of the overall camera module. According to other embodiments of the invention, two package dies, one a BSI image sensor, the other an FSI image sensor, are stacked on a common substrate such as a printed circuit board, and are operatively coupled together via redistribution layers.Type: GrantFiled: October 30, 2014Date of Patent: April 5, 2016Assignee: OmniVision Technologies, Inc.Inventors: Gang Chen, Ashish Shah, Duli Mao, Hsin-Chih Tai, Howard E. Rhodes
-
Patent number: 9305837Abstract: A semiconductor arrangement and method of formation are provided. The semiconductor arrangement includes a first metal trace having a first metal trace width between about 30 nm to about 60 nm and a first metal trace length. A second metal trace has a second metal trace width between about 10 nm to about 20 nm and a second metal trace length, the first metal trace length different than the second metal trace length. A dielectric layer is between the first metal trace and the second metal trace. The dielectric layer has a dielectric layer width between the first metal trace and the second metal trace between about 10 nm to about 20 nm. The semiconductor arrangement is formed in a manner that allows metal traces having small dimensions to be formed where the metal traces have different dimensions from one another.Type: GrantFiled: April 10, 2014Date of Patent: April 5, 2016Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITEDInventors: Chia-Tien Wu, Tien-Lu Lin, Shau-Lin Shue
-
Patent number: 9299831Abstract: A field effect transistor and a semiconductor device are provided which enable a drain breakdown voltage in an off state and a drain breakdown voltage in an on state to be improved respectively. There are provided therein a field oxide film disposed on an N-type drift region positioned between a channel region of a silicon substrate and an N-type drain, an N-type drift layer disposed beneath the drift region of the silicon substrate and the drain, and an embedded layer higher in P-type impurity concentration than the silicon substrate. The embedded layer is disposed beneath the drift layer except for below at least a portion of the drain in the silicon substrate.Type: GrantFiled: October 11, 2013Date of Patent: March 29, 2016Assignee: Asahi Kasei Microdevices CorporationInventor: Jun-ichi Matsuda
-
Patent number: 9293670Abstract: In various embodiments, an illumination device features an ultraviolet (UV) light-emitting device at least partially surrounded by an encapsulant. A barrier layer is disposed between the light-emitting device and the encapsulant and is configured to substantially prevent UV light emitted by the light-emitting device from entering the encapsulant.Type: GrantFiled: April 6, 2015Date of Patent: March 22, 2016Assignee: Crystal IS, Inc.Inventors: Masato Toita, Jianfeng Chen, Yuxin Li, Yuting Wang, Hironori Ishii, Ken Kitamura
-
Patent number: 9293465Abstract: A monolithic bi-directional device provides bi-directional power flow and bi-directional blocking of high-voltages. The device includes a first transistor having a first drain formed over a first channel layer that overlays a substrate, and a second transistor that includes a second drain formed over a second channel layer that overlays the substrate. The substrate forms a common source for both the first transistor and the second transistor.Type: GrantFiled: September 11, 2014Date of Patent: March 22, 2016Assignee: Northrop Grumman Systems CorporationInventor: John V. Veliadis
-
Patent number: 9287499Abstract: An integrated circuit device according to an embodiment includes an electrode extending in a first direction, two semiconductor members spaced from each other in the first direction and extending in a second direction crossing the first direction, an insulating film placed between each of the two semiconductor members and the electrode and made of a first insulating material, and a first dielectric member placed between the two semiconductor members and made of a second insulating material having a higher permittivity than the first insulating material.Type: GrantFiled: August 20, 2014Date of Patent: March 15, 2016Assignee: Kabushiki Kaisha ToshibaInventors: Hikari Tajima, Masaki Kondo, Tsukasa Nakai, Takashi Izumida, Nobuaki Yasutake
-
Patent number: 9281250Abstract: A method of detecting an asymmetric portion of an overlay mark includes forming a plurality of virtual overlay marks having a plurality of virtual asymmetric portions. The virtual asymmetric portions may have different sizes with respect to a reference model profile of a reference overlay mark. Virtual information with respect to each virtual overlay mark may be obtained. The virtual information of the virtual overlay marks may be compared with actual information of an actual overlay mark to identify virtual information of the virtual overlay mark corresponding to the actual information of the actual overlay mark. Thus, measuring the overlay of the actual overlay mark may be performed under than the actual asymmetric portion may be excluded from the actual overlay mark, so that the overlay may be accurately measured. As a result, errors may not be generated in a correcting process to a layer using the accurate overlay.Type: GrantFiled: November 12, 2014Date of Patent: March 8, 2016Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seung-Hwa Oh, Jeong-Jin Lee, Chan Hwang
-
Patent number: 9281192Abstract: An IC device manufacturing process effectuates a planar recessing of material that initially varies in height across a substrate. The method includes forming a polymer coating, CMP to form a planar surface, then plasma etching to effectuate a planar recessing of the polymer coating. The material can be recessed together with the polymer coating, or subsequently with the recessed polymer coating providing a mask. Any of the material above a certain height is removed. Structures that are substantially below that certain height can be protected from contamination and left intact. The polymer can be a photoresist. The polymer can be provided with suitable adhesion and uniformity for the CMP process through a two-step baking process and by exhausting the baking chamber from below the substrate.Type: GrantFiled: May 13, 2014Date of Patent: March 8, 2016Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Wen-Kuei Liu, Teng-Chun Tsai, Kao-Feng Liao, Yu-Ting Yen, Yu-Chung Su