Patents Examined by Edward Wojciechowicz
-
Patent number: 8994150Abstract: Methods and apparatus for lowering the capacitance of an interconnect, are disclosed. An example apparatus may include an interconnect formed in at least one integrated circuit and configured to pass a signal through at least a portion of the at least one integrated circuit. The apparatus may include a transmitter to operate at a first voltage and a second voltage, and to output to an end node of the interconnect a reduced swing signal ranging from the first voltage to a third voltage. The third voltage may be between the first and second voltages, and the reduced swing signal may operate to reduce a capacitance of the interconnect when compared to operating the transmitter at the second voltage. Additional apparatus and methods are disclosed.Type: GrantFiled: November 12, 2012Date of Patent: March 31, 2015Assignee: Micron Technology, Inc.Inventor: Timothy Hollis
-
Patent number: 8987769Abstract: A novel submount for the efficient dissipation of heat away from a semiconductor light emitting device is described, which also maintains efficient electrical conductivity to the n and p contacts of the device by separating the thermal and electrical conductivity paths. The submount comprises at least the following constituent layers: a substrate (400) with thermally conductive properties; a deposited layer (402) having electrically insulating and thermally conducting properties disposed on at least a region of the substrate having a thickness of between 50 nm and 50 microns; a patterned electrically conductive circuit layer (404) disposed on at least a region of the deposited layer; and, a passivation layer at least partially overcoating a top surface of the submount. Also described is a light emitting module employing the substrate and a method of manufacture of the submount.Type: GrantFiled: August 22, 2008Date of Patent: March 24, 2015Assignee: Photonstar LED LimitedInventors: James Stuart McKenzie, Majd Zoorob
-
Patent number: 8980721Abstract: Provided are resistive memory devices and methods of fabricating the same. The resistive memory devices and the methods are advantageous for high integration because they can provide a multilayer memory cell structure. Also, the parallel conductive lines of adjacent layers do not overlap each other in the vertical direction, thus reducing errors in program/erase operations.Type: GrantFiled: November 30, 2012Date of Patent: March 17, 2015Assignee: Electronics and Telecommunications Research InstituteInventor: Sung-Yool Choi
-
Patent number: 8975711Abstract: A device includes a first power semiconductor chip with a first contact pad and a second contact pad on a first face and a third contact pad on the second face. The device further includes a second power semiconductor chip with a first contact pad and a second contact pad on a first face and a third contact pad on the second face. The first and second power semiconductor chips are arranged one above another, and the first face of the first power semiconductor chip faces in the direction of the first face of the second power semiconductor chip. In addition, the first power semiconductor chip is located laterally at least partially outside of the outline of the second power semiconductor chip.Type: GrantFiled: December 8, 2011Date of Patent: March 10, 2015Assignee: Infineon Technologies AGInventors: Ralf Otremba, Josef Hoeglauer, Joachim Mahler, Johannes Lodermeyer
-
Patent number: 8975720Abstract: A superjunction device and methods for layout design and fabrication of a superjunction device are disclosed. A layout of active cell column structures can be configured so that a charge due to first conductivity type dopants balances out charge due to second conductivity type dopants in a doped layer in an active cell region. A layout of end portions of the active cell column structures proximate termination column structures can be configured so that a charge due to the first conductivity type dopants in the end portions and a charge due to the first conductivity type dopants in the termination column structures balances out charge due to the second conductivity type dopants in a portion of the doped layer between the termination column structures and the end portions.Type: GrantFiled: June 20, 2013Date of Patent: March 10, 2015Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Lingpeng Guan, Madhur Bobde
-
Patent number: 8969869Abstract: An integrated circuit wafer and integrated circuit dice are provided. The integrated circuit wafer includes a wafer substrate, a plurality of integrated circuits, a plurality of test-keys, an isolation film, and a plurality of ditches. The integrated circuits are disposed on the wafer substrate in matrix. The test-keys are respectively disposed between the adjacent integrated circuits. The isolation film covers at least one side of the integrated circuits on the wafer substrate. The ditches extend downwardly from the surface of the isolation film and are disposed between the integrated circuit and the adjacent test-key. The integrated circuit die includes a wafer substrate, an integrated circuit disposed on the wafer substrate, and an isolation film covering at least one side of the integrated circuit on the wafer substrate, wherein the side walls of the wafer substrate and the isolation film are respectively smooth walls. The side wall of the wafer substrate is substantially vertical.Type: GrantFiled: November 11, 2010Date of Patent: March 3, 2015Assignee: Raydium Semiconductor CorporationInventor: Yao-Sheng Huang
-
Patent number: 8963282Abstract: A semiconductor structure includes a matrix, an integrated circuit and a scribe line. The matrix includes a scribe line region and a circuit region. The integrated circuit is disposed within the circuit region. The scribe line is disposed within the scribe line region and includes a crack stop trench which is disposed in the matrix and adjacent to the circuit region. The crack stop trench is parallel with one side of the circuit region and filled with a composite material in a form of a grid to form a crack stop structure.Type: GrantFiled: September 14, 2011Date of Patent: February 24, 2015Assignee: Nanya Technology Corp.Inventors: Tse-Yao Huang, Yi-Nan Chen, Hsien-Wen Liu
-
Patent number: 8952546Abstract: An integrated circuit comprising a plurality of standard cell circuit elements is disclosed, wherein for at least one layer of the integrated circuit, a majority of minimum-width patterns are in a preferred diagonal orientation.Type: GrantFiled: May 5, 2014Date of Patent: February 10, 2015Assignee: D2S, Inc.Inventors: Akira Fujimura, Larry Lam Chau, Tam Dinh Thanh Nguyen
-
Patent number: 8952414Abstract: A semiconductor light emitting device includes a conductive support member; a light emitting structure under the conductive support member; an insulating layer including a protrusion disposed along an outer circumference of the light emitting structure; an electrode layer having an outer portion on the insulating layer and an inner portion on an inner portion of a top surface of the light emitting structure; and an electrode under the light emitting structure, wherein the inner portion of the electrode layer is protruded to the light emitting structure relative to the outer portion of the electrode layer, and wherein a portion of the insulating layer surrounds a portion of the light emitting structure.Type: GrantFiled: November 5, 2012Date of Patent: February 10, 2015Assignee: LG Innotek Co., Ltd.Inventor: Hwan Hee Jeong
-
Patent number: 8951808Abstract: Various techniques and apparatus permit fabrication of superconductive circuits and structures, for instance Josephson junctions, which may, for example be useful in quantum computers. For instance, a low magnetic flux noise trilayer structure may be fabricated having a dielectric structure or layer interposed between two elements or layers capable of superconducting. A superconducting via may directly overlie a Josephson junction. A structure, for instance a Josephson junction, may be carried on a planarized dielectric layer. A fin may be employed to remove heat from the structure. A via capable of superconducting may have a width that is less than about 1 micrometer. The structure may be coupled to a resistor, for example by vias and/or a strap contact connector.Type: GrantFiled: February 25, 2010Date of Patent: February 10, 2015Assignee: D-Wave Systems Inc.Inventors: Eric Ladizinsky, Geordie Rose, Jeremy P. Hilton, Eugene Dantsker, Byong Hyop Oh
-
Patent number: 8946881Abstract: Packaged devices and methods for making and using the same are described. The packaged devices contain one or more circuit components, such as a die, that is attached to a leadframe having a first lead, a second lead, and a third lead (although, higher lead counts may be employed in some implementations). A portion of the circuit component and the leadframe are encapsulated in a molded housing so that the first lead is exposed from a first end of the housing while the second and third leads are exposed from a second end of the housing. In some configurations, the packaged device does not contain a fourth lead that is both electrically connected to the first lead and that is exposed from the second end of the molded housing. In other configurations, an area extending from the second lead to the third lead in the molded housing comprises an insulating material having a substantially uniform conductivity.Type: GrantFiled: November 11, 2010Date of Patent: February 3, 2015Assignee: Fairchild Semiconductor CorporationInventor: Richard A. Dunipace
-
Patent number: 8946042Abstract: Disclosed is a method of manufacturing a bipolar transistor, comprising providing a substrate (10) comprising a first isolation region (12) separated from a second isolation region by an active region (11) comprising a collector impurity; forming a layer stack over said substrate, said layer stack comprising a base layer (14, 14?), a silicon capping layer (15) over said base layer and a silicon-germanium (SiGe) base contact layer (40) over said silicon capping layer; etching the SiGe base contact layer to form an emitter window (50) over the collector impurity, wherein the silicon emitter cap layer is used as etch stop layer; forming sidewall spacers (22) in the emitter window; and filling the emitter window with an emitter material (24). A bipolar transistor manufactured in accordance with this method and an IC comprising one or more of such bipolar transistors are also disclosed.Type: GrantFiled: February 11, 2014Date of Patent: February 3, 2015Assignee: NXP, B.V.Inventors: Evelyne Gridelet, Johannes Josephus Theodorus Marinus Donkers, Tony Vanhoucke, Petrus Hubertus Cornelis Magnee, Hans Mertens, Blandine Duriez
-
Patent number: 8946868Abstract: A semiconductor wafer including a plurality of die fabricated therein in a defined pattern. They are separated from each other by a dicing area or street and at least a portion of adjacent die on the wafer include at least a conductive connection between given adjacent die that is electrically interfaced to circuitry disposed on the given adjacent die.Type: GrantFiled: September 30, 2009Date of Patent: February 3, 2015Assignee: Silicon Laboratories Inc.Inventors: Ka Y. Leung, Jean-Luc Nauleau
-
Patent number: 8946085Abstract: A semiconductor process includes the following steps. Firstly, a conductive substrate is provided. Then, at least one insulating pattern is formed on the conductive substrate. Thereafter at least one metal pattern is formed on the insulating pattern. After that, a passivation layer is formed on the conductive substrate to cover the metal pattern by an electroplating process.Type: GrantFiled: May 6, 2010Date of Patent: February 3, 2015Assignee: Ineffable Cellular Limited Liability CompanyInventor: Wen-Hsiung Chang
-
Patent number: 8946741Abstract: A light emitting device having a plurality of light extracting elements defined on an upper surface of a semiconductor layer of the device, wherein the light extracting elements are adapted to couple light out of the device and to modify the far field emission profile of the device. Each element comprises an elongate region having a length at least twice its width and also greater than the effective dominant wavelength of light generated in the device. The elongate region extends orthogonal to the upper surface but not into the light emitting region of the device and may be oriented at an angle of less than 45° relative to one of a pair of basis axis defining a plane parallel to the semiconductor layer. Each elongate region is spatially separated from neighboring elongate regions such that it perturbs light generated in the light emitting region independently of the neighboring regions.Type: GrantFiled: November 10, 2008Date of Patent: February 3, 2015Assignee: PhotonStar LED LimitedInventors: James Stuart McKenzie, Majd Zoorob
-
Patent number: 8946680Abstract: A tunnel field effect transistor (TFET) includes a source region, the source region comprising a first portion of a nanowire; a channel region, the channel region comprising a second portion of the nanowire; a drain region, the drain region comprising a portion of a silicon pad, the silicon pad being located adjacent to the channel region; and a gate configured such that the gate surrounds the channel region and at least a portion of the source region.Type: GrantFiled: August 10, 2012Date of Patent: February 3, 2015Assignee: International Business Machines CorporationInventors: Sarunya Bangsaruntip, Isaac Lauer, Amlan Majumdar, Jeffrey Sleight
-
Patent number: 8940611Abstract: A semiconductor integrated circuit device includes a lower electrode formed on a substrate, a first dielectric layer formed of a metal nitride layer, a metal oxynitride layer, or a combination thereof, on the lower electrode, a second dielectric layer formed on the first dielectric layer that includes a zirconium oxide layer, and an upper electrode formed on the second dielectric layer.Type: GrantFiled: May 29, 2014Date of Patent: January 27, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Weon-Hong Kim, Min-Woo Song, Jung-Min Park
-
Patent number: 8941172Abstract: A non-volatile memory device includes first and second vertical channel layers generally protruding upwardly from a semiconductor substrate substantially in parallel; a first gate group configured to include a plurality of memory cell gates which are stacked substantially along the first vertical channel layer and are isolated from each other with an interlayer insulating layer interposed substantially between the memory cell gates; a second gate group configured to include a plurality of memory cell gates which are stacked substantially along the second vertical channel layer and are isolated from each other with the interlayer insulating layer interposed substantially between the memory cell gates; a pipe channel layer configured to couple the first and the second vertical channel layers; and a channel layer extension part generally extended from the pipe channel layer to the semiconductor substrate and configured to couple the pipe channel layer and the semiconductor substrate.Type: GrantFiled: July 5, 2012Date of Patent: January 27, 2015Assignee: SK Hynix Inc.Inventor: Hyun Seung Yoo
-
Patent number: 8936980Abstract: Method and apparatus for providing a lateral double-diffused MOSFET (LDMOS) transistor having a dual gate. The dual gate includes a first gate and a second gate. The first gate includes a first oxide layer formed over a substrate, and the second gate includes a second oxide layer formed over the substrate. The first gate is located a pre-determined distance from the second gate. A digitally implemented voltage regulator is also provided that includes a switching circuit having a dual gate LDMOS transistor.Type: GrantFiled: March 4, 2013Date of Patent: January 20, 2015Assignee: Volterra Semiconductor LLCInventors: Marco A. Zuniga, Budong You
-
Patent number: 8936990Abstract: The present invention provides a power transistor device with a super junction including a substrate, a first epitaxial layer, a second epitaxial layer, and a third epitaxial layer. The first epitaxial layer is disposed on the substrate, and has a plurality of trenches. The trenches are filled up with the second epitaxial layer, and a top surface of the second epitaxial layer is higher than a top surface of the first epitaxial layer. The second epitaxial layer has a plurality of through holes penetrating through the second epitaxial layer and disposed on the first epitaxial layer. The second epitaxial layer and the first epitaxial layer have different conductivity types. The through holes are filled up with the third epitaxial layer, and the third epitaxial layer is in contact with the first epitaxial layer. The third epitaxial layer and the first epitaxial layer have the same conductivity type.Type: GrantFiled: July 4, 2012Date of Patent: January 20, 2015Assignee: Anpec Electronics CorporationInventors: Yung-Fa Lin, Shou-Yi Hsu, Meng-Wei Wu, Chia-Hao Chang