Patents Examined by Erik T Peterson
-
Patent number: 10269609Abstract: Methods of manufacturing semiconductor packages. Implementations may include: providing a substrate with a first side, a second side, and a thickness; forming a plurality of pads on the first side of the substrate; and applying die attach material to the plurality of pads. The method may include bonding a wafer including a plurality of semiconductor die to the substrate at one or more die pads included in each die. The method may also include singulating the plurality of semiconductor die, overmolding the plurality of semiconductor die and the first side of the substrate with an overmold material, and removing the substrate to expose the plurality of pads and to form a plurality of semiconductor packages coupled together through the overmold material. The method also may include singulating the plurality of semiconductor packages to separate them.Type: GrantFiled: January 30, 2018Date of Patent: April 23, 2019Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Darrell D. Truhitte, James P. Letterman, Jr.
-
Patent number: 10262908Abstract: A method for manufacturing a semiconductor device includes the steps of: determining a first design dimension of a gate electrode of a selection MISFET, a second design dimension of a sidewall insulating film, and initial setting conditions for ion implantation for a high-concentration semiconductor region; forming the gate electrode; measuring a first processed dimension of the gate electrode; implanting ions to form a low-concentration semiconductor region at each end of the gate electrode; forming the sidewall insulating film over a sidewall of the gate electrode; measuring a second processed dimension of the sidewall insulating film; and implanting ions to form a high-concentration semiconductor region. In the former implantation step, execution conditions to the initial setting conditions are reset according to a deviation of the first processed dimension from the first design dimension and a deviation of the second processed dimension from the second design dimension, and the step is executed.Type: GrantFiled: February 10, 2017Date of Patent: April 16, 2019Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Kaoru Mori
-
Patent number: 10192737Abstract: The present invention discloses a method of heteroepitaxial growth enabling the successful growth of thin films of GaN and III-nitride semiconductor heterostructures of (0001) orientation with III metal-face polarity on diamond substrates being either polycrystalline or single crystal with various crystallographic orientations. The method uses a thin AlN nucleation layer on the diamond substrate with thickness equal or less than 5 nm, grown by Molecular Beam Epitaxy (MBE) using a nitrogen plasma source. The invention enables the development of very high power metal-face III-nitride devices, such as High Electron Mobility Transistors, on single crystal or polycrystalline diamond substrates. The method is also applicable for other element IV substrates with diamond crystal structure.Type: GrantFiled: April 24, 2013Date of Patent: January 29, 2019Assignee: Foundation for Research and TechnologyInventors: Alexandros Georgakilas, Kleopatra Aretouli, Katerina Tsagaraki
-
Patent number: 10192851Abstract: To enhance reliability in assembling a semiconductor device. There is provided a wiring substrate including a target mark, which is not provided on an extension line of a dicing region provided between a first semiconductor device region and a second semiconductor device region but is provided between the extension line of the dicing region and a first imaginary extension line of a first outermost peripheral land row and between the extension line of the dicing region and a second imaginary extension line of a second outermost peripheral land row. Furthermore, after mounting a semiconductor chip, wire bonding is performed, resin sealing is performed and a solder ball is mounted. After that, the dicing region is specified on the basis of the target mark, and the wiring substrate is cut along the dicing region.Type: GrantFiled: July 11, 2018Date of Patent: January 29, 2019Assignee: Renesas Electronics CorporationInventors: Yoshinori Miyaki, Masaru Yamada
-
Patent number: 10167190Abstract: An apparatus and method for wafer-level hermetic packaging of MicroElectroMechanical Systems (MEMS) devices of different shapes and form factors is presented in this disclosure. The method is based on bonding a glass cap wafer with fabricated micro-glassblown “bubble-shaped” structures to the substrate glass/Si wafer. Metal traces fabricated on the substrate wafer serve to transfer signals from the sealed cavity of the bubble to the outside world. Furthermore, the method provides for chip-level packaging of MEMS three dimensional structures. The packaging method utilizes a micro glass-blowing process to create “bubbleshaped” glass lids. This new type of lids is used for vacuum packaging of three dimensional MEMS devices, using a standard commercially available type of package.Type: GrantFiled: February 14, 2017Date of Patent: January 1, 2019Assignee: The Regents of the University of CaliforniaInventors: Andrei A. Shkel, Alexandra Efimovskaya, Doruk Senkal
-
Patent number: 10164040Abstract: A method comprises doping a lower portion of a nanowire to form a first drain/source region, wherein the nanowire is formed over a substrate, doping an upper portion of the nanowire to form a second drain/source region, doping a middle portion of the nanowire to form a channel region, wherein the channel region is between the first drain/source region and the second drain/source region, forming a ring-shaped gate structure surrounding a lower portion of the channel region, wherein the ring-shaped gate structure comprises a vertical portion of a first work-function metal layer and depositing a low-resistivity gate metal layer over a horizontal portion of the first work-function metal layer, wherein the low-resistivity gate metal layer is electrically coupled to the vertical portion of the first work-function metal layer through the horizontal portion of the first work-function metal layer.Type: GrantFiled: March 21, 2017Date of Patent: December 25, 2018Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jean-Pierre Colinge, Ta-Pen Guo, Carlos H. Diaz
-
Patent number: 10163955Abstract: Disclosed are structures and methods of forming the structures so as to have a photodetector isolated from a substrate by stacked trench isolation regions. In one structure, a first trench isolation region is in and at the top surface of a substrate and a second trench isolation region is in the substrate below the first. A photodetector is on the substrate aligned above the first and second trench isolation regions. In another structure, a semiconductor layer is on an insulator layer and laterally surrounded by a first trench isolation region. A second trench isolation region is in and at the top surface of a substrate below the insulator layer and first trench isolation region. A photodetector is on the semiconductor layer and extends laterally onto the first trench isolation region. The stacked trench isolation regions provide sufficient isolation below the photodetector to allow for direct coupling with an off-chip optical fiber.Type: GrantFiled: August 8, 2017Date of Patent: December 25, 2018Assignee: GLOBALFOUNDRIES INC.Inventors: John J. Ellis-Monaghan, Qizhi Liu, Steven M. Shank
-
Patent number: 10164014Abstract: A semiconductor device includes a monocrystalline substrate configured to form a channel region between two recesses in the substrate. A gate conductor is formed on a passivation layer over the channel region. Dielectric pads are formed in a bottom of the recesses and configured to prevent leakage to the substrate. Source and drain regions are formed in the recesses on the dielectric pads from a deposited non-crystalline n-type material with the source and drain regions making contact with the channel region.Type: GrantFiled: October 7, 2016Date of Patent: December 25, 2018Assignee: International Business Machines CorporationInventors: Joel P. de Souza, Keith E. Fogel, Jeehwan Kim, Devendra K. Sadana
-
Patent number: 10157784Abstract: Methods for integration of conformal barrier layers and Ru metal liners with Cu metallization in semiconductor manufacturing are described in several embodiments. According to one embodiment, the method includes providing a substrate containing a recessed feature, depositing a barrier layer in the recessed feature, depositing a Ru metal liner on the barrier layer, and exposing the substrate to an oxidation source gas to oxidize the barrier layer through the Ru metal liner. The method further includes filling the recessed feature with CuMn metal using an ionized physical vapor deposition (IPVD) process, heat-treating the substrate to diffuse Mn from the CuMn metal to the oxidized barrier layer, and reacting the diffused Mn with the oxidized barrier layer to form a Mn-containing diffusion barrier.Type: GrantFiled: February 9, 2017Date of Patent: December 18, 2018Assignee: Tokyo Electron LimitedInventors: Kai-Hung Yu, Manabu Oie, Kaoru Maekawa, Cory Wajda, Gerrit J. Leusink, Yuuki Kikuchi, Hiroaki Kawasaki, Hiroyuki Nagai
-
Patent number: 10158049Abstract: A method according to embodiments of the invention includes positioning a flexible film (48) over a wafer of semiconductor light emitting devices, each semiconductor light emitting device including a semiconductor structure (13) including a light emitting layer sandwiched between an n-type region and a p-type region. The wafer of semiconductor light emitting devices is bonded to a substrate (50) via the flexible film (48). After bonding, the flexible film (48) is in direct contact with the semiconductor structures (13). The method further includes dividing the wafer after bonding the wafer to the substrate (50).Type: GrantFiled: July 30, 2012Date of Patent: December 18, 2018Assignee: Lumileds LLCInventors: Grigoriy Basin, John Edward Epler, Paul Scott Martin
-
Patent number: 10147849Abstract: This disclosure refers to a manufacturing method of a flip-chip structure of III group semiconductor light emitting device. The manufacturing method includes steps of: growing a substrate, a buffer layer, an N type nitride semiconductor layer, an active layer and a P type nitride semiconductor layer sequentially from bottom to top to form an epitaxial structure, depositing a transparent conductive layer; defining an isolation groove with the yellow light etching process, depositing a first insulation layer structure, depositing a P type contact metal and N type contact metal, depositing a second insulation layer structure, depositing a flip-chip P type electrode and flip-chip N type electrode, then removing the photo resist by using of the stripping process to get a wafer; thinning, dicing, separating, measuring and sorting the wafer.Type: GrantFiled: May 5, 2016Date of Patent: December 4, 2018Assignee: XIANGNENG HUALEI OPTOELECTRONIC CO., LTDInventors: Shuncheng Xu, Zhiyong Liang, Bingjie Cai
-
Patent number: 10056367Abstract: Described herein are semiconductor devices and methods of forming the same. In some aspects, methods of forming a semiconductor device includes forming a gate stack having a self-aligning cap and a gate metal on a substrate, depositing a resist mask onto the semiconductor device, and patterning the resist mask such that the gate stack is exposed. Additionally, methods include removing the self-aligning cap and the gate metal from the exposed gate stack, depositing a resistor metal on the semiconductor device such that a metal resistor is formed within the exposed gate stack, and forming a bar contact and contact via above the metal resistor.Type: GrantFiled: October 14, 2016Date of Patent: August 21, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Veeraraghavan S. Basker, Kangguo Cheng, Theodorus E. Standaert, Junli Wang
-
Patent number: 10056366Abstract: Described herein are semiconductor devices and methods of forming the same. In some aspects, methods of forming a semiconductor device includes forming a gate stack having a self-aligning cap and a gate metal on a substrate, depositing a resist mask onto the semiconductor device, and patterning the resist mask such that the gate stack is exposed. Additionally, methods include removing the self-aligning cap and the gate metal from the exposed gate stack, depositing a resistor metal on the semiconductor device such that a metal resistor is formed within the exposed gate stack, and forming a bar contact and contact via above the metal resistor.Type: GrantFiled: May 19, 2016Date of Patent: August 21, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Veeraraghavan S. Basker, Kangguo Cheng, Theodorus E. Standaert, Junli Wang
-
Patent number: 10047393Abstract: Embodiments of the invention include a method for fabricating a semiconductor device, the resulting structure, and a method for using the resulting structure. A substrate is provided. A hard mask layer is patterned over at least a portion of the substrate. Regions of the substrate not protected by the hard mask are doped to form a source region and a drain region. The hard mask layer is removed. A dielectric layer is deposited on the substrate. An insulative layer is deposited on the dielectric layer. A nano-channel is created by etching a portion of the insulative layer which passes over the source region and the drain region.Type: GrantFiled: October 31, 2016Date of Patent: August 14, 2018Assignee: International Business Machines CorporationInventor: Effendi Leobandung
-
Patent number: 10030265Abstract: Embodiments of the invention include a method for fabricating a semiconductor device, the resulting structure, and a method for using the resulting structure. A substrate is provided. A hard mask layer is patterned over at least a portion of the substrate. Regions of the substrate not protected by the hard mask are doped to form a source region and a drain region. The hard mask layer is removed. A dielectric layer is deposited on the substrate. An insulative layer is deposited on the dielectric layer. A nano-channel is created by etching a portion of the insulative layer which passes over the source region and the drain region.Type: GrantFiled: January 14, 2015Date of Patent: July 24, 2018Assignee: International Business Machines CorporationInventor: Effendi Leobandung
-
Patent number: 10032745Abstract: To enhance reliability in assembling a semiconductor device. There is provided a wiring substrate including a target mark, which is not provided on an extension line of a dicing region provided between a first semiconductor device region and a second semiconductor device region but is provided between the extension line of the dicing region and a first imaginary extension line of a first outermost peripheral land row and between the extension line of the dicing region and a second imaginary extension line of a second outermost peripheral land row. Furthermore, after mounting a semiconductor chip, wire bonding is performed, resin sealing is performed and a solder ball is mounted. After that, the dicing region is specified on the basis of the target mark, and the wiring substrate is cut along the dicing region.Type: GrantFiled: July 26, 2014Date of Patent: July 24, 2018Assignee: Renesas Electronics CorporationInventors: Yoshinori Miyaki, Masaru Yamada
-
Patent number: 10020432Abstract: Etched trenches in a bond material for die singulation, and associated systems and methods are disclosed. A method for solid state transducer device singulation in accordance with one embodiment includes forming a plurality of trenches by etching through a metallic bond material forming a bond between a carrier substrate and a plurality of the dies and singulating the carrier substrate along the trenches to separate the dies. In particular embodiments, the trenches extend into the carrier substrate. In further particular embodiments, the dies are at least partially encapsulated in a dielectric material.Type: GrantFiled: February 9, 2015Date of Patent: July 10, 2018Assignee: Micron Technology, Inc.Inventors: Vladimir Odnoblyudov, Scott D. Schellhammer, Jeremy S. Frei
-
Patent number: 10014442Abstract: A vertical type light emitting diode includes a nitride semiconductor having a p-n conjunction structure with a transparent material layer formed on a p type clad layer, the transparent material layer having a refractive index different from that of the p type clad layer and having a pattern structure of mesh, punched plate, or one-dimensional grid form, etc. A reflective metal electrode layer is formed on the transparent material layer as a p-electrode. A stereoscopic pattern is formed in the transparent material layer and the p-electrode deposited, and thereby forming the pattern in the p-electrode. Depositing the p-electrode on only 10 to 70% of the upper portion of the p type clad layer in an ultraviolet ray light emitting diode such that an area where the p type clad layer is exposed is wide increases the transmittance of ultraviolet rays through an area where the p-electrode is not deposited.Type: GrantFiled: March 28, 2014Date of Patent: July 3, 2018Assignee: Korea Polytechnic University Industry Academic Cooperation FoundationInventors: Kyoung Kook Kim, Se Mi Oh
-
Patent number: 10014225Abstract: One aspect of the present disclosure is a method of fabricating metal gate by forming a silicon-nitride layer (SiN) over a dummy gate at a second metal gate type transistor region (e.g. NMOS) avoid dummy gate loss during a CMP process for a PMOS gate. The method can comprise after performing a patterning process to remove hard masks at PMOS and NMOS regions, forming a SiN layer over the NMOS region; performing a patterning process to open the PMOS region and filling gate materials in the PMOS region; performing a CMP to polish a top surface of PMOS such that the polishing stops at SiN. In this way, dummy gate loss can be reduced during the first aluminum CMP step and thus can reduce initial height of dummy gate as compared to the convention method, and improve the filling process of the dummy gate as compared to the conventional method.Type: GrantFiled: February 10, 2017Date of Patent: July 3, 2018Assignee: SHANGHAI HUALI MICROELECTRONICS CORPORATIONInventor: Yu Bao
-
Patent number: 9991360Abstract: A method for fabricating a semiconductor structure includes forming a semiconductor layer over a substrate and forming an aluminum-silicon nitride layer upon the semiconductor layer. When the semiconductor layer in particular comprises a III-V semiconductor material such as a group III nitride semiconductor material or a gallium nitride semiconductor material, the aluminum-silicon nitride material provides a superior passivation in comparison with a silicon nitride material.Type: GrantFiled: June 28, 2010Date of Patent: June 5, 2018Assignee: CORNELL UNIVERSITYInventors: James R. Shealy, Richard Brown