Patents Examined by Ermias Woldegeorgis
-
Patent number: 9905538Abstract: A chip-stacked semiconductor package includes a first chip having a first front surface, a first back surface, and a first connection member on the first front surface, the first back surface being opposite to the first front surface; a second chip having a second front surface, a second back surface, a second connection member and a first through-silicon via (TSV) electrically connected to the second connection member, the second back surface opposite to the second front surface, and the second connection member on the second front face; and a first sealing member between the first front surface and the second front surface, the first sealing member filling a space between the first connection member and the second connection member, the first connection member of the first chip and the second connection member of the second chip being symmetric with respect to each other.Type: GrantFiled: January 10, 2017Date of Patent: February 27, 2018Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Un-Byoung Kang, Tae-Je Cho, Byung-Hyug Roh
-
Patent number: 9899360Abstract: A semiconductor device includes a semiconductor substrate, a conducting portion, and a sealing resin. The substrate has a main surface and is formed with a recessed portion in the main surface. The conducting portion is formed on the substrate. The sealing resin is disposed in the recessed portion. The conducting portion includes a first wiring layer and a second wiring layer both formed in the recessed portion. The second wiring layer is closer to the main surface than is the first wiring layer in the normal direction of the main surface.Type: GrantFiled: November 17, 2015Date of Patent: February 20, 2018Assignee: ROHM CO., LTD.Inventor: Isamu Nishimura
-
Patent number: 9893183Abstract: Some embodiments of the present disclosure provide a semiconductor structure including a substrate and an epitaxy region partially disposed in the substrate. The epitaxy region includes a substance with a lattice constant that is larger than a lattice constant of the substrate. The concentration profile of a substance in the epitaxy region is monotonically increasing from a bottom portion of the epitaxy region to a of the epitaxy region. A first layer of the epitaxy region has a height to width ratio of about 2. The first layer is a layer positioned closest to the substrate, and the first layer has an average concentration of the substance from about 20 to about 32 percent. A second layer disposed over the first layer. The second layer has a bottom portion with a concentration of the substance from about 27 percent to about 37 percent.Type: GrantFiled: July 10, 2014Date of Patent: February 13, 2018Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Shin-Jiun Kuang, Tsung-Hsing Yu, Yi-Ming Sheu
-
Patent number: 9893011Abstract: A BEOL e-fuse is disclosed which reliably blows in the via and can be formed even in the tightest pitch BEOL layers. The BEOL e-fuse can be formed utilizing a line first dual damascene process to create a sub-lithographic via to be the programmable link of the e-fuse. The sub-lithographic via can be patterned using standard lithography and the cross section of the via can be tuned to match the target programming current.Type: GrantFiled: October 1, 2015Date of Patent: February 13, 2018Assignee: International Business Machines CorporationInventors: Junjing Bao, Griselda Bonilla, Kaushik Chanda, Samuel S. Choi, Ronald G. Filippi, Stephan Grunow, Naftali E. Lustig, Dan Moy, Andrew H. Simon
-
Patent number: 9892879Abstract: Encapsulated MEMS switches are disclosed along with methods of manufacturing the same. A non-polymer based sacrificial layer is used to form the actuation member of the MEMS switch while a polymer based sacrificial layer is used to form the enclosure that encapsulates the MEMS switch. The first non-polymer based sacrificial layer allows for highly reliable MEMS switches to be manufactured while also protecting the MEMS switch from carbon contamination. The polymer based sacrificial layer allows for the manufacture of more spatially efficient encapsulated MEMS switches.Type: GrantFiled: January 11, 2012Date of Patent: February 13, 2018Assignee: Qorvo US, Inc.Inventors: Jonathan Hale Hammond, Julio Costa
-
Patent number: 9893244Abstract: An optoelectronic element includes an optoelectronic unit, a first metal layer, a second metal layer, a conductive layer and a transparent structure. The optoelectronic unit has a central line in a top view, a top surface, and a bottom surface. The second metal layer is formed on the top surface, and has an extension portion crossing over the central line and extending to the first metal layer. The conductive layer covers the first metal layer and the extension portion. The transparent structure covers the bottom surface without covering the top surface.Type: GrantFiled: September 18, 2015Date of Patent: February 13, 2018Assignee: EPISTAR CORPORATIONInventors: Cheng-Nan Han, Tsung-Xian Lee, Min-Hsun Hsieh, Hung-Hsuan Chen, Hsin-Mao Liu, Hsing-Chao Chen, Ching San Tao, Chih-Peng Ni, Tzer-Perng Chen, Jen-Chau Wu, Masafumi Sano, Chih-Ming Wang
-
Patent number: 9887185Abstract: The purpose of the present invention is to reduce the size and thickness of an LED module. The LED module includes a circuit substrate, at least two supply terminals, a plurality of LED dies, a plurality of FET die, a constant current circuit, a dam member, a fluorescent resin, a resistor network, and a bypass circuit, wherein the constant current circuit includes one of the plurality of FET die and the bypass circuit includes other of the plurality of FET die, a portion of the dam enclosing the LED block region forms a portion of the dam enclosing the circuit block region, and the dam member enclosing the LED block region has a annular shape and the dam member enclosing the circuit block region has a rectangular shape except for said portion of the dam member.Type: GrantFiled: October 31, 2016Date of Patent: February 6, 2018Assignees: CITIZEN WATCH CO., LTD., CITIZEN ELECTRONICS CO., LTD.Inventors: Takashi Akiyama, Shigehisa Watanabe, Hidekazu Arai, Yuki Ochiai
-
Patent number: 9884441Abstract: Provided are an electron beam curable resin composition including polymethylpentene, and a crosslinking agent, in which the crosslinking agent has a saturated or unsaturated ring structure, at least one atom among atoms forming at least one ring is bonded to any allylic substituent of an allyl group, a methallyl group, an allyl group through a linking group, and a methallyl group through a linking group, and a molecular weight is 1,000 or less, a resin frame for reflectors using the resin composition, a reflector, and a molding method using the resin composition.Type: GrantFiled: October 7, 2016Date of Patent: February 6, 2018Assignee: DAI NIPPON PRINTING CO., LTD.Inventor: Toshiyuki Sakai
-
Patent number: 9887246Abstract: An organic light-emitting display panel can improve the color purity and color gamut by reducing optical interference between adjacent pixel areas. A black bank layer is disposed on a planarization layer, such that it is possible to suppress light emitted from an organic emission layer from being reflected via various paths to be scattered to adjacent pixel areas. In addition, the black bank layer comes in contact with a color filter layer via holes formed in the planarization layer to thereby reduce optical interference between adjacent pixel areas. In this manner, the color purity and color gamut of displayed images can be improved, and a display device with excellent image quality can be implemented.Type: GrantFiled: December 12, 2016Date of Patent: February 6, 2018Assignee: LG Display Co., Ltd.Inventors: Young-Ho Kim, In-Cheol Park
-
Patent number: 9887104Abstract: Some embodiments relate to an electronic package. The electronic package includes a substrate and a die attached to the substrate. The electronic package further includes an underfill positioned between the die and the substrate due to capillary action. A support surrounds the die. The support provides the same beneficial fillet geometry on all die edges. Therefore, the support provides similar stress reduction on all die edges. Other embodiments relate to method of fabricating an electronic package. The method includes attaching a die to a substrate and inserting an underfill between the die and the substrate using capillary action. The method further includes placing a support around the die such that the support surrounds the die.Type: GrantFiled: July 3, 2014Date of Patent: February 6, 2018Assignee: Intel CorporationInventors: Manish Dubey, Rajendra C. Dias, Patrick Nardi, David Woodhams
-
Patent number: 9881877Abstract: Disclosed herein is an electronic circuit package includes a substrate, an electronic component mounted on a surface of the substrate, and a magnetic mold resin covering the surface of the substrate so as to embed therein the electronic component. The magnetic mold resin includes a resin material and a filler blended in the resin material in a blended ratio of 30 vol. % or more to 85 vol. % or less. The filler includes a magnetic filler containing Fe and 32 wt. % or more and 39 wt. % or less of a metal material contained mainly of Ni, thereby a thermal expansion coefficient of the magnetic mold resin is 15 ppm/° C. or less.Type: GrantFiled: November 16, 2016Date of Patent: January 30, 2018Assignee: TDK CORPORATIONInventor: Kenichi Kawabata
-
Patent number: 9882168Abstract: Provided is a display device including a substrate having a first region and a second region adjacent to the first region. The second region is located in a direction from the first region to an outside of the substrate. The first region possesses a transistor, a leveling film over the transistor, and a light-emitting element over the leveling film and electrically connected to the transistor. The display device further includes a plurality of metal films in the second region and a sealing film. The plurality of metal films includes at least one of Group 1 metal elements and Group 2 elements, and the leveling film is arranged so as to be confined in the first region.Type: GrantFiled: December 12, 2016Date of Patent: January 30, 2018Assignee: Japan Display Inc.Inventor: Daisuke Kato
-
Patent number: 9864244Abstract: Provided is a display apparatus, including a substrate including: a pixel electrode; an organic insulating film; a common electrode laminated on the organic insulating film so as to be opposed to the pixel electrode via an insulating layer; a common signal line connected to the common electrode; and a transistor configured to apply, to the pixel electrode, a voltage signal input to a signal line. The pixel electrode is connected to a source electrode of the transistor via a through hole formed through the organic insulating film. The through hole includes, in at least one extending portion formed by retreating the organic insulating film toward an outer side of the through hole, a stepped portion formed by laminating a part of the common signal line.Type: GrantFiled: November 11, 2016Date of Patent: January 9, 2018Assignee: Panasonic Liquid Crystal Display Co., Ltd.Inventors: Norihisa Kakinuma, Teruhisa Nakagawa, Masahiro Ishii, Daisuke Kajita
-
Patent number: 9859076Abstract: Encapsulated MEMS switches are disclosed along with methods of manufacturing the same. A first sacrificial layer is used to form the actuation member of the MEMS switch. A second sacrificial layer is used to form the enclosure that encapsulates the MEMS switch.Type: GrantFiled: October 5, 2015Date of Patent: January 2, 2018Assignee: Qorvo US, Inc.Inventors: Jonathan Hale Hammond, Julio C. Costa
-
Patent number: 9847317Abstract: Methods of packaging semiconductor devices and packaged semiconductor devices are disclosed. In some embodiments, a method of packaging a semiconductor device includes forming a dam structure on dies proximate edge regions of the dies. A molding material is disposed around the dies, and a top portion of the molding material and a top portion of the dam structure are removed.Type: GrantFiled: July 8, 2014Date of Patent: December 19, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Chung-Shi Liu, Meng-Tse Chen, Hui-Min Huang, Chih-Fan Huang, Ming-Da Cheng
-
Patent number: 9847461Abstract: An optoelectronic semiconductor component has a volume-emitting sapphire flip-chip with an upper side and a lower side. This optoelectronic semiconductor component is embedded in an optically transparent mold body with an upper side and a lower side.Type: GrantFiled: July 18, 2013Date of Patent: December 19, 2017Assignee: OSRAM OPTO SEMICONDUCTORS GMBHInventors: Matthias Sabathil, Stefan Illek, Thomas Schwarz
-
Patent number: 9848500Abstract: The present invention relates to the field of integrating electronic systems that operate at mm-wave and THz frequencies. A monolithic multichip package, a carrier structure for such a package as well as manufacturing methods for manufacturing such a package and such a carrier structure are proposed to obtain a package that fully shields different functions of the mm-wave/THz system. The package is poured into place by polymerizing photo sensitive monomers. It gradually grows around and above the MMICs (Monolithically Microwave Integrated Circuit) making connection to the MMICs but recessing the high frequency areas of the chip. The proposed approach leads to functional blocks that are electromagnetically completely shielded. These units can be combined and cascaded according to system needs.Type: GrantFiled: June 17, 2016Date of Patent: December 19, 2017Assignee: SONY CORPORATIONInventors: Thomas Merkle, Stefan Koch, Joo-Young Choi
-
Patent number: 9831216Abstract: The present disclosure discloses a chip packaging module, including: a first chip, where a first pad is disposed on a side neighboring to a front surface of the first chip; at least a second chip, where at least one second chip is disposed on a rear side of the first chip, each second chip has a second pad, and wherein the first pad of the first chip is connected to the second pad of the second chip via a redistribution layer. According to the chip packaging module in the present disclosure, a second chip is disposed on a rear side of a first chip, and a first pad is connected to a second pad via a redistribution layer. By means of a redistribution technology on surfaces of multiple chips, a lead of a pad on a front surface of a fingerprint recognition chip is masterly winded to the back for interconnection, so that an induction area on the front surface of the chip can fully contact with a human body.Type: GrantFiled: December 7, 2016Date of Patent: November 28, 2017Assignee: Shenzhen Goodix Technology Co., Ltd.Inventors: Baoquan Wu, Wei Long
-
Patent number: 9806020Abstract: A semiconductor device that includes a first wiring, a second wiring, and a first number of first resistance elements that are connected in parallel between the first wiring and the second wiring, and each of which has a negative first temperature coefficient. The semiconductor device further includes a second number of second resistance elements that are connected in parallel to the first resistance elements, each of which has a positive second temperature coefficient, the second temperature coefficient having an absolute value larger than an absolute value of the first temperature coefficient. The second number is smaller than the first number.Type: GrantFiled: September 2, 2016Date of Patent: October 31, 2017Assignee: KABUSHIKI KAISHA TOSHIBAInventor: Yoshiaki Ishii
-
Patent number: 9793374Abstract: A method of fabricating a vertical field effect transistor including forming a first recess in a substrate; epitaxially growing a first drain from the first bottom surface of the first recess; epitaxially growing a second drain from the second bottom surface of a second recess formed in the substrate; growing a channel material epitaxially on the first drain and the second drain; forming troughs in the channel material to form one or more fin channels on the first drain and one or more fin channels on the second drain, wherein the troughs over the first drain extend to the surface of the first drain, and the troughs over the second drain extend to the surface of the second drain; forming a gate structure on each of the one or more fin channels; and growing sources on each of the fin channels associated with the first and second drains.Type: GrantFiled: July 28, 2016Date of Patent: October 17, 2017Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Bruce B. Doris, Seong-Dong Kim, Rajasekhar Venigalla