Patents Examined by Eugene Lee
-
Patent number: 12046542Abstract: In some examples, a semiconductor package includes a semiconductor die having a device side and a non-device side opposing the device side. The device side has a circuit formed therein. The package includes a first conductive member having a first surface coupled to the non-device side of the semiconductor die and a second surface opposing the first surface. The second surface is exposed to a top surface of the semiconductor package. The package includes a second conductive member exposed to an exterior of the semiconductor package and coupled to the device side of the semiconductor die. The package includes a plurality of wirebonded members coupled to the second surface of the first conductive member and exposed to the exterior of the semiconductor package. At least one of the wirebonded members in the plurality of wirebonded members has a gauge of at least 5 mils.Type: GrantFiled: April 30, 2021Date of Patent: July 23, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Makoto Shibuya, Makoto Yoshino, Kengo Aoya
-
Patent number: 12040353Abstract: A first-tier capacitor assembly is formed, which includes a first alternating layer stack embedded within a first substrate and including at least two first metallic electrode layers interlaced with at least one first node dielectric layer, and first metallic bonding pads located on a first front surface. A second-tier capacitor assembly is formed, which includes a second alternating layer stack embedded within a second substrate and including at least two second metallic electrode layers interlaced with at least one second node dielectric layers, and second metallic bonding pads located on a second backside surface. The second metallic bonding pads are bonded to the first metallic bonding pads such that each of the at least two first metallic electrode layers contacts a respective one of the at least two second metallic electrode layers. A capacitor with increased capacitance is provided.Type: GrantFiled: August 27, 2021Date of Patent: July 16, 2024Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Tao-Cheng Liu, Ying-Hsun Chen
-
Patent number: 12034105Abstract: An image display element provides an image display element including a plurality of micro light-emitting elements arrayed in an array manner, and a semiconductor layer at which a drive circuit is disposed, the drive circuit being configured to supply a current to each of the plurality of micro light-emitting elements to cause light to be emitted, in which a transistor that constitutes the drive circuit and a wiring layer are disposed at a first surface of the semiconductor layer, the plurality of micro light-emitting elements are disposed at a second surface of the semiconductor layer that is an opposite side of the first surface, and the transistor and the wiring layer are electrically coupled to the micro light-emitting elements through a through substrate via that extends through the semiconductor layer.Type: GrantFiled: August 27, 2021Date of Patent: July 9, 2024Assignee: Sharp Fukuyama Laser Co., Ltd.Inventors: Katsuji Iguchi, Hidenori Kawanishi, Shinsuke Anzai
-
Patent number: 12021003Abstract: A semiconductor device package includes a semiconductor die having two largest dimensions that define a major plane, a packaging material enclosing the semiconductor die, a plurality of contacts on a first exterior surface of the semiconductor device package that is parallel to the major plane, the first exterior surface defining a bottom of the semiconductor device package, and a pedestal of semiconductor material above the semiconductor die in a thermally-conductive, electrically non-conductive relationship with the semiconductor die. The semiconductor material of the pedestal may be doped to provide electromagnetic shielding of the semiconductor die.Type: GrantFiled: August 12, 2021Date of Patent: June 25, 2024Assignee: Marvell Asia Pte, Ltd.Inventors: Han Gao, Ershad Ali, Shrinath Ramdas, Dwayne Richard Shirley, Roberto Coccioli
-
Patent number: 12002883Abstract: A semiconductor device includes a semiconductor substrate, a gate structure, a first drift region, a first source/drain region, and a gate oxide layer. The gate structure and the gate oxide layer are disposed on the semiconductor substrate. The first drift region is disposed in the semiconductor substrate. The first source/drain region is disposed in the first drift region. At least a part of a first portion of the gate oxide layer is disposed between the gate structure and the semiconductor substrate in a vertical direction. A second portion of the gate oxide layer is disposed between the first portion and the first source/drain region in a horizontal direction. The second portion includes a bottom extending downwards and a first depressed top surface located above the bottom. A part of the first drift region is located under the first portion and the second portion of the gate oxide layer.Type: GrantFiled: January 18, 2022Date of Patent: June 4, 2024Assignee: UNITED MICROELECTRONICS CORP.Inventors: Tsung-Yu Yang, Shin-Hung Li, Ruei-Jhe Tsao, Che-Hua Chang
-
Patent number: 11996344Abstract: A semiconductor device includes: a semiconductor element having a first main electrode and a second main electrode; a first heat dissipation member and a second heat dissipation member; and a lead frame including a first main terminal connected to the first heat dissipation member and a second main terminal connected to the second main electrode. The second main terminal includes a connection portion connected with the second main electrode, a facing portion extending from the connection portion and facing the first heat dissipation member, and a non-facing portion. The non-facing portion and the first main terminal are arranged in a direction orthogonal to a thickness direction. A side surface of the first main terminal and a side surface of the non-facing portion of the second main terminal face each other.Type: GrantFiled: September 8, 2021Date of Patent: May 28, 2024Assignee: DENSO CORPORATIONInventors: Shoichiro Omae, Hiroshi Ishino
-
Patent number: 11991934Abstract: A quantum processor includes: a first chip comprising a qubit array, in which a plurality of qubits within the qubit array define an enclosed region on the first chip, in which each qubit of the plurality of qubits that define the enclosed region is arranged to directly electromagnetically couple to an adjacent qubit of the plurality of qubits that define the enclosed region, and in which each qubit of the qubit array comprises at least two superconductor islands, and a second chip bonded to the first chip, the second chip including one or more qubit control elements, in which the qubit control elements are positioned directly over the enclosed region of the first chip.Type: GrantFiled: December 23, 2022Date of Patent: May 21, 2024Assignee: Google LLCInventors: Evan Jeffrey, Julian Shaw Kelly
-
Patent number: 11990505Abstract: A transient-voltage-suppression protection device and a manufacturing process therefor, and an electronic product. The transient-voltage-suppression protection device includes a substrate, a first trap, a second trap, a first injection region, and a second injection region, where the first trap and the second trap are sequentially arranged on the substrate from left to right at an interval, have a same doping type that is opposite to a doping type of the substrate, and are respectively provided with the first injection region and the second injection region with opposite doping types. The electronic product includes the transient-voltage-suppression protection device. In the solutions described, protection can be triggered and started at a lower voltage; the capacitance is small, and the manufacturing process is simple.Type: GrantFiled: April 29, 2020Date of Patent: May 21, 2024Assignee: WILL SEMICONDUCTOR CO., LTD.SHANGHAIInventors: Fusheng Zhang, Chengzong Xu
-
Patent number: 11990574Abstract: In an embodiment, a method for producing optoelectronic semiconductor devices includes applying a temporal spacer to protect a light-exit face of an optoelectronic semiconductor chip by applying a photoresist onto a first carrier, subsequently developing the photoresist in places thereby forming the temporal spacer and subsequently mounting the optoelectronic semiconductor chip onto a side of the temporal spacer facing away from the first carrier, forming a reflector in a lateral direction directly around the optoelectronic semiconductor chip and around the temporal spacer, subsequently removing the temporal spacer so that the reflector extends beyond the light-exit face and applying an optical element onto the reflector so that a gap exists between the light-exit face and a light-entrance face of the optical element.Type: GrantFiled: March 8, 2019Date of Patent: May 21, 2024Assignee: OSRAM Opto Semiconductors GmbHInventors: Choo Kean Lim, Xiao Fen Hoo, Wan Leng Lim, Ai Cheng Chan
-
Patent number: 11990470Abstract: An apparatus includes a first plate, a second plate, a third plate, a ferroelectric dielectric, and a paraelectric dielectric. The ferroelectric dielectric is between the first plate and the second plate such that the first plate, the ferroelectric dielectric, and the second plate form a first capacitor. The paraelectric dielectric is between the second plate and the third plate such that the second plate, the paraelectric dielectric, and the third plate form a second capacitor.Type: GrantFiled: September 24, 2021Date of Patent: May 21, 2024Assignee: International Business Machines CorporationInventors: Takashi Ando, Reinaldo Vega, Cheng Chi, Praneet Adusumilli
-
Patent number: 11985856Abstract: A display apparatus and a method of manufacturing the same. The display apparatus includes a light emitting part including a plurality of light emitting diodes; and a thin film transistor (TFT) panel part configured to drive the plurality of light emitting diodes. The plurality of light emitting diodes are electrically connected to the plurality of TFTs, respectively, by a layer disposed between the light emitting diode part and the TFT panel part.Type: GrantFiled: September 5, 2022Date of Patent: May 14, 2024Assignee: Seoul Semiconductor Co., Ltd.Inventors: Motonobu Takeya, Jong Ik Lee, Young Hyun Kim
-
Patent number: 11978807Abstract: Provided is a semiconductor device of the embodiment including: an oxide semiconductor layer; a gate electrode; a first electrode electrically connected to one portion of the oxide semiconductor layer, the first electrode including a first region, second region, a third region, and a fourth region, the first region disposed between the first portion and the second region, the first region disposed between the third region and the fourth region, the first region containing at least one element of In, Zn, Sn or Cd, and oxygen, the second region containing at least one metal element of Ti, Ta, W, or Ru, the third region and the fourth region containing the at least one metal element and oxygen, the third region and the fourth region having an atomic concentration of oxygen higher than that of the second region; and a second electrode electrically connected to another portion of the oxide semiconductor layer.Type: GrantFiled: October 12, 2022Date of Patent: May 7, 2024Assignee: Kioxia CorporationInventors: Akifumi Gawase, Atsuko Sakata
-
Patent number: 11955412Abstract: Implementations of semiconductor packages may include a first substrate having two or more die coupled to a first side, a clip coupled to each of the two or more die on the first substrate and a second substrate having two or more die coupled to a first side of the second substrate. A clip may be coupled to each of the two or more die on the second substrate. The package may include a lead frame between the first substrate and the second substrate and a molding compound. A second side of each of the first substrate and the second substrate may be exposed through the molding compound. A perimeter of the first substrate and a perimeter of the second substrate may not fully overlap when coupled through the lead frame.Type: GrantFiled: September 6, 2022Date of Patent: April 9, 2024Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Chee Hiong Chew, Atapol Prajuckamol, Stephen St. Germain, Yusheng Lin
-
Patent number: 11955537Abstract: A semiconductor device includes a substrate having an insulating surface; a light-transmitting first electrode provided over the substrate; a light-transmitting second electrode provided over the substrate; a light-transmitting semiconductor layer provided so as to be electrically connected to the first electrode and the second electrode; a first wiring electrically connected to the first electrode; an insulating layer provided so as to cover at least the semiconductor layer; a light-transmitting third electrode provided over the insulating layer in a region overlapping with the semiconductor layer; and a second wiring electrically connected to the third electrode.Type: GrantFiled: August 26, 2022Date of Patent: April 9, 2024Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Hajime Kimura
-
Patent number: 11948870Abstract: Implementations of semiconductor packages may include a first substrate having two or more die coupled to a first side, a clip coupled to each of the two or more die on the first substrate and a second substrate having two or more die coupled to a first side of the second substrate. A clip may be coupled to each of the two or more die on the second substrate. The package may include a lead frame between the first substrate and the second substrate and a molding compound. A second side of each of the first substrate and the second substrate may be exposed through the molding compound. A perimeter of the first substrate and a perimeter of the second substrate may not fully overlap when coupled through the lead frame.Type: GrantFiled: September 6, 2022Date of Patent: April 2, 2024Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Chee Hiong Chew, Atapol Prajuckamol, Stephen St. Germain, Yusheng Lin
-
Patent number: 11948849Abstract: A package-embedded board includes: a core layer having a through-hole portion; a package at least partially disposed in the through-hole portion and including a die pad, an electronic component disposed on the die pad, and a molded portion covering the electronic component; and a core insulating material disposed in the through-hole portion and covering the core layer and the package.Type: GrantFiled: March 11, 2021Date of Patent: April 2, 2024Assignee: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventor: Koo Woong Jeong
-
Patent number: 11935799Abstract: Disclosed herein are integrated circuit (IC) package lids with polymer features, as well as related methods and devices. For example, in some embodiments, an IC package may include a package substrate, a lid, and a die between the package substrate and the lid. A foot or rib of the lid may include a polymer material.Type: GrantFiled: June 25, 2019Date of Patent: March 19, 2024Assignee: Intel CorporationInventors: Elah Bozorg-Grayeli, Taylor William Gaines, Frederick W. Atadana, Sergio Antonio Chan Arguedas, Robert F. Cheney
-
Patent number: 11929207Abstract: A capacitor includes: a plurality of bottom electrodes; a dielectric layer formed over the bottom electrodes; and a top electrode formed over the dielectric layer, wherein the top electrode includes a carbon-containing material and a germanium-containing material that fill a gap between the bottom electrodes.Type: GrantFiled: January 3, 2022Date of Patent: March 12, 2024Assignee: SK hynix Inc.Inventor: Seung-Muk Kim
-
Patent number: 11923269Abstract: An optical module includes an optoelectronic assembly and a heat spreader. The optoelectronic assembly includes a flat, rigid substrate, an array of electrical contacts positioned on a first portion of the substrate, and an optoelectronics assemblage that is electrically connected to the array of contacts and is positioned apart from the array of electrical contacts. The heat spreader is comprised of a thermally conductive material and comprises a second portion that is structurally connected to the first portion and a third portion that is thermally connected to the optoelectronics assemblage.Type: GrantFiled: April 7, 2021Date of Patent: March 5, 2024Assignee: International Business Machines CorporationInventors: Mark D. Schultz, Fuad Elias Doany, Benjamin Giles Lee, Daniel M. Kuchta, Christian Wilhelmus Baks
-
Patent number: 11915933Abstract: A manufacturing method of a semiconductor structure is disclosed, which includes: an initial structure is provided; a filling layer covering a spacer is formed on the initial structure; a filling layer with a first preset thickness is removed at a high first etching rate through a first etching process, then a filling layer with a second preset thickness is removed at a low second etching rate through a second etching process, and the partial spacer is exposed; and the filling layer and the spacer are patterned.Type: GrantFiled: August 17, 2021Date of Patent: February 27, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Qiang Wan, Tao Liu, Sen Li