Patents Examined by Eva Y Montalvo
-
Patent number: 9640603Abstract: A semiconductor device has a trench formed in a substrate. The trench has tapered sidewalls and depth of 10-120 micrometers. A first insulating layer is conformally applied over the substrate and into the trench. An insulating material, such as polymer, is deposited over the first insulating layer in the trench. A first conductive layer is formed over the insulating material. A second insulating layer is formed over the first insulating layer and first conductive layer. A second conductive layer is formed over the second insulating layer and electrically contacts the first conductive layer. The first and second conductive layers are isolated from the substrate by the insulating material in the trench. A third insulating layer is formed over the second insulating layer and second conductive layer. The first and second conductive layers are coiled over the substrate to exhibit inductive properties.Type: GrantFiled: July 16, 2014Date of Patent: May 2, 2017Assignee: STATS ChipPAC Pte. Ltd.Inventors: Meenakshi Padmanathan, Seung Wook Yoon, YongTaek Lee
-
Patent number: 9640501Abstract: A multi-layer pillar and method of fabricating the same is provided. The multi-layer pillar is used as an interconnect between a chip and substrate. The pillar has at least one low strength, high ductility deformation region configured to absorb force imposed during chip assembly and thermal excursions.Type: GrantFiled: October 29, 2014Date of Patent: May 2, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Virendra R. Jadhav, Krystyna W. Semkow, Kamalesh K. Srivastava, Brian R. Sundlof
-
Patent number: 9634055Abstract: Radiation detectors and methods of fabricating radiation detectors are provided. One method includes mechanically polishing at least a first surface of a semiconductor wafer using a polishing sequence including a plurality of polishing steps. The method also includes growing a passivation oxide layer on a top of the polished first surface and depositing patterned metal contacts on a top of the passivation oxide layer. The method further includes applying a protecting layer on the patterned deposited metal contacts, etching a second surface of the semiconductor and applying a monolithic cathode electrode on the etched second surface of the semiconductor. The method additionally includes removing the protecting layer from the patterned metal contacts on the first surface, wherein the patterned metal contacts are formed from one of (i) reactive metals and (ii) stiff-rigid metals for producing inter-band energy-levels in the passivation oxide layer.Type: GrantFiled: March 23, 2015Date of Patent: April 25, 2017Assignee: General Elecrtric CompanyInventors: Peter Rusian, Arie Shahar
-
Patent number: 9620674Abstract: A method for producing an optoelectronic component includes creating a first layer of a polymer material. The method also includes applying crystals to a surface of the first layer. The method also includes creating a second layer of a polymer material on the surface of the first layer. The crystals can be between the first and second layers.Type: GrantFiled: April 14, 2014Date of Patent: April 11, 2017Assignee: OSRAM Opto Semiconductors GmbHInventor: Georg Dirscherl
-
Patent number: 9613841Abstract: An area array integrated circuit (IC) package for an IC device. The IC package includes a first substrate with conductive traces electrically coupled to the IC device. An interconnect assembly having a first surface is mechanically coupled to the first substrate. The interconnect assembly includes a plurality of contact members electrically coupled to the conductive traces on the first substrate. A second substrate is mechanically coupled to a second surface of the interconnect assembly so that the first substrate, the interconnect assembly, and the second substrate substantially surround the IC device. The second substrate includes conductive traces that are electrically coupled to the contact members in the interconnect assembly.Type: GrantFiled: March 2, 2012Date of Patent: April 4, 2017Assignee: HSIO Technologies, LLCInventor: James Rathburn
-
Patent number: 9610044Abstract: A variable capacitor circuit is disclosed. The variable capacitor circuit includes a plurality of MOS capacitors, each MOS capacitor being implemented by a MOS transistor with the gate terminal connected to a first voltage signal and with the drain terminal shorted with the source terminal and connected to a second voltage signal, said MOS capacitors being connected in parallel through the gate terminal connected to the first voltage signal, and being operated in a cut-off region in which the equivalent capacitance of each MOS capacitor remains substantially constant for variations of the first voltage signal.Type: GrantFiled: November 7, 2012Date of Patent: April 4, 2017Assignee: IMECInventor: Nick Van Helleputte
-
Patent number: 9601443Abstract: A semiconductor structure includes a daisy chain adjacent to an edge of a semiconductor chip. The daisy chain includes a plurality of horizontal metal lines distributed in a plurality of metallization layers, wherein the horizontal metal lines are serially connected; a plurality of connecting pads in a same layer and electrically connecting the horizontal metal lines, wherein the connecting pads are physically separated from each other; and a plurality of vertical metal lines, each connecting one of the connecting pads to one of the horizontal metal lines, wherein one of the plurality of connecting pads is connected to one of the plurality of horizontal metal lines by only one of the plurality of vertical metal lines; and a seal ring adjacent and electrically disconnected from the daisy chain.Type: GrantFiled: February 13, 2007Date of Patent: March 21, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hao-Yi Tsai, Shih-Hsun Hsu, Shih-Cheng Chang, Shang-Yun Hou, Hsien-Wei Chen, Chia-Lun Tsai, Benson Liu, Shin-Puu Jeng, Anbiarshy Wu
-
Patent number: 9595487Abstract: Various embodiments may provide a circuit arrangement. The circuit arrangement may include a carrier having at least one electrically conductive line; a plurality of discrete encapsulated integrated circuits arranged on the carrier; wherein a first integrated circuit of the plurality of integrated circuits is in electrical contact with a second integrated circuit of the plurality of integrated circuits to form a first current path bypassing the carrier; and wherein the first integrated circuit of the plurality of integrated circuits is in electrical contact with the second integrated circuit of the plurality of integrated circuits to form a second current path via the at least one electrically conductive line.Type: GrantFiled: June 25, 2013Date of Patent: March 14, 2017Assignee: INFINEON TECHNOLOGIES AGInventors: Ralf Otremba, Klaus Schiess, Anton Mauder
-
Patent number: 9592569Abstract: A method and apparatus for forming a visible symbol or other indicium on a tab portion of a beverage container. The method comprises the steps of advancing a tab stock material through a series of tab-forming stations. The tab portion is at least partially formed from the tab stock at each of the tab-forming stations. The advancement of the tab stock is dwelled or halted while the tab is formed. The tab stock is accelerated from dwell to resume advancement of the tab stock material between the stations. A selected portion of the tab is irradiated with light energy to form the visible indicium. The apparatus comprises a plurality of tab-forming stations, each tab-forming station at least partially forming the tab from a tab stock. A conveyor or track mechanism is configured to advance the tab stock from one tab-forming station to another. An etching apparatus is associated with the conveyor and tab-forming stations to selectively etch the symbol on the tab.Type: GrantFiled: October 8, 2009Date of Patent: March 14, 2017Assignee: Metal Container CorporationInventors: Jim Reed, John Urbanowicz, Chris Neiner, Tim DiMenna, Keith Oravetz, Gary Stowers, Louis Lackey
-
Patent number: 9595489Abstract: A semiconductor package includes a semiconductor device including a plurality of signal pads and a plurality of auxiliary pads which are alternatively arranged in a predetermined direction, and a package board including a plurality of signal bond fingers, a plurality of first power supply voltage bond fingers, and a plurality of second power supply voltage bond fingers. The signal pads are connected respectively to the signal bond fingers by first wires. The first power supply voltage bond fingers and the second power supply voltage bond fingers are connected respectively to the auxiliary pads by second wires. The first wires are disposed between those of the second wires which are connected to the first power supply voltage bond fingers and those of the second wires which are connected to the second power supply voltage bond fingers.Type: GrantFiled: December 17, 2013Date of Patent: March 14, 2017Assignee: Longitude Semiconductor S.a.r.l.Inventors: Mitsuaki Katagiri, Ken Iwakura, Yutaka Uematsu
-
Patent number: 9589928Abstract: A semiconductor package includes a first lead frame type having a first type of package leads and a pre-molded portion, and a second lead frame type having a second type of package leads that surround a die pad and are supported by the pre-molded portion. An integrated circuit is attached to the die pad and electrically connected to the first and second types of leads with bond wires. A mold compound, which forms a mold cap, covers the first and second lead frame types, the integrated circuit and the bond wires. The first lead frame type may be a QFP type and the second lead frame type may be a QFN type.Type: GrantFiled: November 25, 2014Date of Patent: March 7, 2017Assignee: NXP USA, INC.Inventors: Zhigang Bai, Jinzhong Yao, Lan Chu Tan
-
Patent number: 9570398Abstract: An embodiment of the invention provides a chip package which includes: a first substrate; a second substrate disposed thereon, wherein the second substrate includes a lower semiconductor layer, an upper semiconductor layer, and an insulating layer therebetween, and a portion of the lower semiconductor layer electrically contacts with at least one pad on the first substrate; a conducting layer disposed on the upper semiconductor layer of the second substrate and electrically connected to the portion of the lower semiconductor layer electrically contacting with the at least one pad; an opening extending from the upper semiconductor layer towards the lower semiconductor layer and extending into the lower semiconductor layer; and a protection layer disposed on the upper semiconductor layer and the conducting layer, wherein the protection layer extends onto a portion of a sidewall of the opening, and does not cover the lower semiconductor layer in the opening.Type: GrantFiled: May 15, 2013Date of Patent: February 14, 2017Assignee: XINTEC INC.Inventors: Shu-Ming Chang, Yu-Ting Huang, Tsang-Yu Liu, Yen-Shih Ho
-
Patent number: 9484414Abstract: A MOSFET includes a silicon carbide substrate including a main surface having an off angle with respect to a {0001} plane and a source electrode formed in contact with the main surface. A base surface is exposed at at least a part of a contact interface of the silicon carbide substrate with the source electrode. With such a construction, the MOSFET achieves suppressed variation in threshold voltage.Type: GrantFiled: December 19, 2013Date of Patent: November 1, 2016Assignee: Sumitomo Electric Industries, Ltd.Inventors: Hirofumi Yamamoto, Toru Hiyoshi, Shinji Matsukawa
-
Patent number: 9385087Abstract: Various embodiments include resistor structures. Particular embodiments include a resistor structure having multiple oxide layers, at least one of which includes a modified oxide. The modified oxide can aid in controlling the thermal capacitance and the thermal time constant of the resistor structure, or the thermal dissipation within the resistor structure.Type: GrantFiled: October 18, 2013Date of Patent: July 5, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Debarsi Chakraborty, Aveek N. Chatterjee
-
Patent number: 9362513Abstract: An organic thin film transistor substrate and a method of manufacturing the organic thin film transistor substrate capable of preventing overflow of an organic semiconductor layer. An organic thin film transistor substrate comprises a gate line formed on the substrate, a data line intersecting the gate line, a thin film transistor connected to the gate line and the data line and including an organic semiconductor layer, a pixel electrode connected to the thin film transistor, an organic protective layer protecting the thin film transistor, a first bank-insulating layer providing filling areas in the organic gate insulating layer and the organic semiconductor layer, and a second bank-insulating layer providing the filling area of the organic semiconductor layer together with the first bank-insulating layer and formed on a source electrode and a drain electrode of the thin film transistor.Type: GrantFiled: July 25, 2007Date of Patent: June 7, 2016Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Seung Hwan Cho, Bo Sung Kim, Keun Kyu Song, Tae Young Choi
-
Patent number: 9337264Abstract: Techniques for defining a damascene gate in nanowire FET devices are provided. In one aspect, a method of fabricating a FET device is provided including the following steps. A SOI wafer is provided having a SOI layer over a BOX. Nanowires and pads are patterned in the SOI layer in a ladder-like configuration. The BOX is recessed under the nanowires. A patternable dielectric dummy gate(s) is formed over the recessed BOX and surrounding a portion of each of the nanowires. A CMP stop layer is deposited over the dummy gate(s) and the source and drain regions. A dielectric film is deposited over the CMP stop layer. The dielectric film is planarized using CMP to expose the dummy gate(s). The dummy gate(s) is at least partially removed so as to release the nanowires in a channel region. The dummy gate(s) is replaced with a gate conductor material.Type: GrantFiled: March 20, 2015Date of Patent: May 10, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Sarunya Bangsaruntip, Guy Cohen, Michael A. Guillorn
-
Patent number: 9324634Abstract: An interconnect structure and method for fabricating the interconnect structure having enhanced performance and reliability, by utilizing a graphene-based barrier metal layer to block oxygen intrusion from a dielectric layer into the interconnect structure and block copper diffusion from the interconnect structure into the dielectric layer, are disclosed. At least one opening is formed in a dielectric layer. A graphene-based barrier metal layer disposed on the dielectric layer is formed. A seed layer disposed on the graphene-based barrier metal layer is formed. An electroplated copper layer disposed on the seed layer is formed. A planarized surface is formed, wherein a portion of the graphene-based barrier metal layer, the seed layer, and the electroplated copper layer are removed. In addition, a capping layer disposed on the planarized surface is formed.Type: GrantFiled: November 8, 2011Date of Patent: April 26, 2016Assignee: International Business Machines CorporationInventors: Junjing Bao, Shaoning Yao, Xuesong Li, Samuel S. S. Choi
-
Patent number: 9324635Abstract: An interconnect structure and method for fabricating the interconnect structure having enhanced performance and reliability, by utilizing a graphene-based barrier metal layer to block oxygen intrusion from a dielectric layer into the interconnect structure and block copper diffusion from the interconnect structure into the dielectric layer, are disclosed. At least one opening is formed in a dielectric layer. A graphene-based barrier metal layer disposed on the dielectric layer is formed. A seed layer disposed on the graphene-based barrier metal layer is formed. An electroplated copper layer disposed on the seed layer is formed. A planarized surface is formed, wherein a portion of the graphene-based barrier metal layer, the seed layer, and the electroplated copper layer are removed. In addition, a capping layer disposed on the planarized surface is formed.Type: GrantFiled: October 28, 2014Date of Patent: April 26, 2016Assignee: International Business Machines CorporationInventors: Junjing Bao, Samuel S. S. Choi, Xuesong Li, Shaoning Yao
-
Patent number: 9318431Abstract: An integrated circuit can include a MOM capacitor formed simultaneously with other devices, such as finFETs. A dielectric layer formed on a substrate has a first semiconductor fin therein and a second semiconductor fin therein. Respective top portions of the fins are removed to form respective recesses in the dielectric layer. First and second electrodes are formed in the recesses. The first and second electrodes and the interjacent dielectric layer form a MOM capacitor.Type: GrantFiled: November 4, 2011Date of Patent: April 19, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chi-Wen Liu, Chao-Hsiung Wang
-
Patent number: 9312322Abstract: An organic light emitting diode (OLED) display device in which an oxide-based semiconductor is used as an active layer of a TFT and the fabrication method thereof are provided. In the OLED display device, the active layer is formed at an upper portion of the gate electrode and a source electrode is patterned to completely cover the channel region of the active layer, to block light introduced from upper and lower portions of the active layer, thereby improving reliability of the oxide TFT.Type: GrantFiled: December 19, 2012Date of Patent: April 12, 2016Assignee: LG Display Co., Ltd.Inventors: KiSul Cho, JinChae Jeon