Patents Examined by Evan Clinton
-
Patent number: 9601341Abstract: A method of etching a feature in a substrate includes forming a mask structure over the substrate, the mask structure defining at least one re-entrant opening, etching the substrate through the opening to form the feature using a cyclic etch and deposition process, and removing the mask.Type: GrantFiled: December 19, 2014Date of Patent: March 21, 2017Assignee: SPTS Technologies LimitedInventor: Huma Ashraf
-
Patent number: 9595434Abstract: A method of manufacturing a semiconductor device includes: forming a pattern on a surface of a semiconductor substrate; placing the substrate on a platform of a substrate treatment apparatus; rotating the wafer while applying a cleaning liquid from a first nozzle and a wetting liquid from a second nozzle to treat a first region on the surface of the substrate; vertically changing the distance of the second nozzle together with the first nozzle with respect to the platform; after the vertical change, rotating the wafer while applying the cleaning liquid from the first nozzle and the wetting liquid from the second nozzle to treat a second region on the surface of the substrate; and forming a semiconductor device from the treated substrate.Type: GrantFiled: May 5, 2015Date of Patent: March 14, 2017Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyoungseob Kim, Yongsun Ko, Kyoung Hwan Kim, SeokHoon Kim, Kuntack Lee, Hyosan Lee
-
Patent number: 9590050Abstract: Provided is a crystalline multilayer structure having good semiconductor properties. In particular, the crystalline multilayer structure has good electrical properties as follows: the controllability of conductivity is good; and vertical conduction is possible. A crystalline multilayer structure includes a metal layer containing a uniaxially oriented metal as a major component and a semiconductor layer disposed directly on the metal layer or with another layer therebetween and containing a crystalline oxide semiconductor as a major component. The crystalline oxide semiconductor contains one or more metals selected from gallium, indium, and aluminum and is uniaxially oriented.Type: GrantFiled: December 19, 2014Date of Patent: March 7, 2017Assignee: FLOSFIA, INC.Inventors: Toshimi Hitora, Masaya Oda, Akio Takatsuka
-
Poly gate extension design methodology to improve CMOS performance in dual stress liner process flow
Patent number: 9583488Abstract: An integrated circuit and method with dual stress liners and with NMOS transistors with gate overhang of active that is longer than the minimum design rule and with PMOS transistors with gate overhang of active that are not longer than the minimum design rule.Type: GrantFiled: December 19, 2014Date of Patent: February 28, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Younsung Choi, Steven Lee Prins -
Patent number: 9576803Abstract: The present invention provides a method for metal gate work function tuning before contact formation in a fin-shaped field effect transistor (FinFET), where in the method comprises the following steps. (S1) providing a substrate having a metal gate structure on a side of the substrate, (S2) forming a titanium nitride (TiN) layer on the side of the substrate, and (S3) performing a gate annealing to tune work function of the metal gate structure.Type: GrantFiled: May 13, 2015Date of Patent: February 21, 2017Assignee: UNITED MICROELECTRONICS CORPORATIONInventors: Kuo-Chih Lai, Yang-Ju Lu, Ching-Yun Chang, Yen-Chen Chen, Shih-Min Chou, Yun Tzu Chang, Fang-Yi Liu, Hsiang-Chieh Yen, Nien-Ting Ho
-
Patent number: 9578688Abstract: There is provided a heat treatment apparatus, including: a processing container configured to perform a heat treatment on substrates accommodated in the processing container; a heating unit configured to cover an outer circumference of the processing container with a predetermined space defined the heating unit and the processing container; a discharge pipe installed outside of the processing container and within the predetermined space, and configured to communicate with an interior of the processing container to discharge an exhaust gas from the interior of the processing container; and a heat insulating member configured to cover a circumference of the discharge pipe.Type: GrantFiled: July 15, 2015Date of Patent: February 21, 2017Assignee: TOKYO ELECTRON LIMITEDInventors: Hidekazu Sato, Hideki Takahashi, Tsutomu Yamamoto
-
Patent number: 9570482Abstract: A manufacturing method and a manufacturing equipment of a thin film transistor substrate are provided. In the manufacturing method, after forming a gate and a gate insulating layer of a thin film transistor, a semiconductor layer and a first protection layer are sequentially deposited. After patterning the first protection layer, the patterned first protection layer is used as a mask to pattern the semiconductor layer to form a semiconductor channel of the thin film transistor. By the above solution, the invention can reduce the number of mask and therefore is beneficial to reduce the cost.Type: GrantFiled: November 28, 2014Date of Patent: February 14, 2017Assignee: Shenzhen China Star Optoelectronics Technology Co., LtdInventors: Xiaowen Lv, Wenhui Li, Longqiang Shi, Chih-yu Su, Chih-yuan Tseng
-
Patent number: 9570417Abstract: The chip bonding apparatus used in a chip bonding method includes a heating unit for heating an anisotropic conductive film at a first temperature; an attachment unit for attaching an integrated circuit chip to the anisotropic conductive film; a stage on which a substrate is seated; a chip transport unit for moving and aligning the integrated circuit chip that is attached to the anisotropic conductive film on the substrate; and a bonding head arranged above the stage to bond the integrated circuit chip that is attached to the anisotropic conductive film onto the substrate through thermo-compression of the integrated circuit chip onto the substrate at a second temperature that is lower than the first temperature.Type: GrantFiled: May 7, 2015Date of Patent: February 14, 2017Assignee: Samsung Display Co., Ltd.Inventors: Seong Beom Jeong, Min Su Kim
-
Patent number: 9558936Abstract: In one embodiment, a semiconductor manufacturing apparatus includes an accommodation module configured to accommodate a substrate. The apparatus further includes a first flow channel including first openings configured to emit a first gas into the accommodation module. The apparatus further includes a second flow channel including second openings configured to emit the first gas into the accommodation module, a number or a size of the second openings being different from a number or a size of the first openings. The apparatus further includes a controller configured to control supplying of the first gas to the first and second flow channels such that the first gas is emitted from the first openings at a first flow velocity and the first gas is emitted from the second openings at a second flow velocity different from the first flow velocity.Type: GrantFiled: August 21, 2015Date of Patent: January 31, 2017Assignee: KABUSHIKI KAISHA TOSHIBAInventor: Hajime Nagano
-
Patent number: 9543205Abstract: The method includes disposing semiconductor chips on a package substrate having sawing lines, forming an encapsulant to cover the semiconductor chips on the package substrate, forming a package assembly by a first curing of the encapsulant, forming first grooves by cutting the encapsulant along the sawing lines, performing a second curing of the encapsulant, and dividing the package assembly into unit semiconductor packages by cutting the package substrate along the sawing lines and forming second grooves to overlap the first grooves.Type: GrantFiled: May 14, 2015Date of Patent: January 10, 2017Assignee: Samsung Electronics Co., Ltd.Inventor: Seung-Yeol Yang
-
Patent number: 9543212Abstract: A method for manufacturing a semiconductor device includes providing a substrate containing a front-end device that includes a first gate in a first-type transistor region and a second gate in a second-type transistor region, forming an interlayer dielectric layer on the semiconductor substrate, and planarizing the interlayer dielectric layer to expose the surface of the first and second gates. The method also includes forming a hard mask layer on the second gate, removing the first gate using the hard mask layer as a mask to form a trench, forming sequentially a work function metal layer and a metal gate layer in the trench, and removing a portion of the first work function metal layer and a portion of the metal gate layer that are higher than the interlayer dielectric layer to form a metal gate.Type: GrantFiled: March 19, 2015Date of Patent: January 10, 2017Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventors: Pulei Zhu, Li Jiang, Xiantao Li
-
Patent number: 9543408Abstract: A method of forming a patterned hark mask layer includes the following steps. A semiconductor substrate is provided. An amorphous silicon layer is formed on the semiconductor substrate. An implantation process is performed on the amorphous silicon layer. An annealing treatment is performed on the amorphous silicon layer after the implantation process. A patterned hard mask layer is formed on the amorphous silicon layer after the annealing treatment.Type: GrantFiled: August 26, 2015Date of Patent: January 10, 2017Assignee: UNITED MICROELECTRONICS CORP.Inventors: Yi-Hui Lin, Keng-Jen Lin, Chun-Yao Yang, Yu-Ren Wang
-
Patent number: 9536782Abstract: A tungsten film forming method includes: supplying a tungsten chloride gas as a source material of tungsten and a reducing gas towards a substrate to be processed under a depressurized atmosphere to cause reaction between the tungsten chloride gas and the reducing gas while heating the substrate to be processed, such that a main tungsten film is directly formed on a surface of the substrate to be processed without forming an initial tungsten film for nucleus generation.Type: GrantFiled: March 23, 2015Date of Patent: January 3, 2017Assignee: TOKYO ELECTRON LIMITEDInventors: Takanobu Hotta, Yasushi Aiba, Koji Maekawa
-
Patent number: 9533878Abstract: Various low stress compact device packages are disclosed herein. An integrated device package can include a first integrated device die and a second integrated device die. An interposer can be disposed between the first integrated device die and the second integrated device die such that the first integrated device die is mounted to and electrically coupled to a first side of the interposer and the second integrated device die is mounted to and electrically coupled to a second side of the interposer. The first side can be opposite the second side. The interposer can comprise a hole through at least the second side of the interposer. A portion of the second integrated device die can extend into the hole.Type: GrantFiled: December 11, 2014Date of Patent: January 3, 2017Assignee: ANALOG DEVICES, INC.Inventors: Thomas M. Goida, Kathleen O'Donnell, Michael Delaus
-
Patent number: 9530569Abstract: The present invention provides a method for manufacturing a solid electrolytic capacitor element, wherein a dielectric layer, a semiconductor layer, a carbon layer and a silver layer are sequentially formed on a tungsten base material. This method is characterized in that: the formation of the carbon layer is carried out by laminating a carbon paste on the semiconductor layer; the carbon paste is an aqueous resin solution containing carbon particles; and a repair formation treatment is carried out after the formation of the carbon layer but before the formation of the silver layer. The time duration of the repair formation treatment is 1-40 minutes; the current density is 0.05-2.5 mA/piece; and the treatment temperature is 0-40° C.Type: GrantFiled: May 23, 2013Date of Patent: December 27, 2016Assignee: SHOWA DENKO K.K.Inventors: Kazumi Naito, Katutoshi Tamura
-
Patent number: 9530744Abstract: A semiconductor device includes a wiring substrate including a first electrode in which a cross-sectional shape is an inverted trapezoidal shape, a semiconductor chip including a second electrode in which a cross-sectional shape is an inverted trapezoidal shape, a metal bonding material bonding a tip end of the first electrode and a tip end of the second electrode which face each other, and an underfill resin filled between the wiring substrate and the semiconductor chip, the underfill resin covering a side face of each of the first electrode and the second electrode and a side face of the metal bonding material.Type: GrantFiled: November 26, 2014Date of Patent: December 27, 2016Assignee: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventors: Kiyoshi Oi, Satoshi Otake
-
Patent number: 9524870Abstract: A method of fabricating a semiconductor device includes forming line patterns over a first region of an etch target layer and a pre-pad pattern over second and third regions of the etch target layer; forming pillars over the line patterns and a sacrificial pad pattern over the pre-pad pattern; forming first spacers over sidewalls of the pillars such that the first spacers contact one another and form first pre-openings therebetween; removing the pillars to form second pre-openings; cutting the line patterns through the first and second pre-openings, and forming cut patterns; etching the pre-pad pattern using the sacrificial pad pattern as an etch mask, and forming a pad pattern; and etching the etch target layer using the cut patterns and the pad pattern as an etch mask, to define first patterns and a second pattern over the first region and the second region, respectively.Type: GrantFiled: June 17, 2015Date of Patent: December 20, 2016Assignee: SK Hynix Inc.Inventors: Chun-Soo Kang, You-Song Kim
-
Patent number: 9520370Abstract: A method of forming a semiconductor device assembly comprises forming on a first substrate, at least one bond pad comprising a first nickel material over the first substrate, a first copper material on the first nickel material, and a solder-wetting material on the first copper material. On a second substrate is formed at least one conductive pillar comprising a second nickel material, a second copper material directly contacting the second nickel material, and a solder material directly contacting the second copper material. The solder-wetting material is contacted with the solder material. The first copper material, the solder-wetting material, the second copper material, and the solder material are converted into a substantially homogeneous intermetallic compound interconnect structure. Additional methods, semiconductor device assemblies, and interconnect structures are also described.Type: GrantFiled: May 20, 2014Date of Patent: December 13, 2016Assignee: Micron Technology, Inc.Inventor: Jaspreet S. Gandhi
-
Patent number: 9520290Abstract: Provided herein are approaches for patterning a semiconductor device. In an exemplary approach, a method includes providing a set of patterning features atop a layer of a semiconductor device, and implanting ions into a sidewall surface of the set of patterning features. The method includes implanting ions at an angle nonparallel with the sidewall surface, for example, approximately 60° to a plane normal to the sidewall surface. The method further includes etching the semiconductor device after the ions are implanted into the sidewall surface. As a result, by using an angled ion implantation as a pretreatment prior to etching, photoresist roughness is minimized, and sidewall striation and etch-induced line edge roughness is reduced. Approaches herein may also improve etch selectivity with respect to underlying layers disposed under the photoresist, as well as improved photoresist profiles.Type: GrantFiled: August 21, 2015Date of Patent: December 13, 2016Assignee: Varian Semiconductor Equipment Associates, Inc.Inventors: Tristan Y. Ma, Maureen K. Petterson
-
Patent number: 9496313Abstract: An integrated circuit containing CMOS transistors and an embedded thermoelectric device is formed by forming isolation trenches in a substrate, concurrently between the CMOS transistors and between thermoelectric elements of the embedded thermoelectric device. Dielectric material is formed in the isolation trenches to provide field oxide which laterally isolates the CMOS transistors and the thermoelectric elements. Germanium is implanted into the substrate in areas for the thermoelectric elements, and the substrate is subsequently annealed, to provide a germanium density of at least 0.10 atomic percent in the thermoelectric elements between the isolation trenches. The germanium may be implanted before the isolation trenches are formed, after the isolation trenches are formed and before the dielectric material is formed in the isolation trenches, and/or after the dielectric material is formed in the isolation trenches.Type: GrantFiled: May 30, 2014Date of Patent: November 15, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Henry Litzmann Edwards, Toan Tran, Jeffrey R. Debord, Ashesh Parikh, Bradley David Sucher