Patents Examined by Fazli Erdem
-
Patent number: 11978797Abstract: A semiconductor device includes a gate structure, a drift region, a source region, a drain region, and a doped region. The gate structure is over a semiconductor substrate. The drift region is in the semiconductor substrate and laterally extends past a first side of the gate structure. The source region is in the semiconductor substrate and adjacent a second side of the gate structure opposite the first side. The drain region is in the drift region. The doped region is in the drift region and between the drain region and the gate structure. From a top view the doped region has a strip pattern extending in parallel with a strip pattern of the gate structure.Type: GrantFiled: August 9, 2022Date of Patent: May 7, 2024Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TSMC CHINA COMPANY LIMITEDInventors: Lian-Jie Li, Yan-Bin Lu, Feng Han, Shuai Zhang
-
Patent number: 11973139Abstract: An improved laterally diffused MOSFET (LDMOS) device enables an ability to tune some device parameters independently of other device parameters and/or provides a device architecture with component dimensions that significantly improve device performance. The LDMOS device includes a stepped gate having a first portion with a thin gate insulator over a body region and a second portion with a thick gate insulator over part of a drift region. In some embodiments, a gate shield is disposed over another part of the drift region to reduce a gate-drain capacitance of the LDMOS device. In some embodiments, the LDMOS device has a specific resistance (Rsp) of about 5-8 mOhm*mm2, a gate charge (Qg) of about 1.9-2.0 nC/mm2, and an Rsp*Qg product figure of merit of about 10-15 mOhm*nC.Type: GrantFiled: April 22, 2021Date of Patent: April 30, 2024Assignee: Silanna Asia Pte LtdInventor: David Snyder
-
Patent number: 11973108Abstract: A semiconductor device includes: a drift region that is arranged on a main surface of a substrate, and has a higher impurity concentration than the substrate; a first well region that is connected to the drift region; and a second well region that is arranged adjacent to the first well region and faces the drift region. The second well region has a higher impurity concentration than the first well region. A distance between the source region that faces the drift region via the first well region and the drift region is greater than a distance between the second well region and the drift region, in a direction parallel to the main surface of the substrate. A depletion layer extending from the second well region reaches the drift region.Type: GrantFiled: December 1, 2020Date of Patent: April 30, 2024Assignees: NISSAN MOTOR CO., LTD., RENAULT S.A.S.Inventors: Wei Ni, Tetsuya Hayashi, Keiichiro Numakura, Toshiharu Marui, Ryouta Tanaka, Yuichi Iwasaki
-
Patent number: 11973039Abstract: A semiconductor device package includes a semiconductor die, a first conductive element, a second conductive element, a metal layer, and a first redistribution layer (RDL). The semiconductor die includes a first surface and a second surface opposite to the first surface. The first conductive element is disposed on the second surface of the semiconductor die. The second conductive element is disposed next to the semiconductor die. The metal layer is disposed on the second conductive element and electrically connected to the second conductive element. The first RDL is disposed on the metal layer and electrically connected to the metal layer.Type: GrantFiled: June 1, 2021Date of Patent: April 30, 2024Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Chia-Hao Sung, Hsuan-Yu Chen, Yu-Kai Lin
-
Patent number: 11967564Abstract: A method for manufacturing a semiconductor device includes: forming an insulating film on a surface of a semiconductor layer of a semiconductor substrate; forming a contact hole in the insulating film; forming a conductor material on the insulating film to be in contact with the semiconductor layer through the contact hole; and patterning the conductor material using an alignment key included in the conductor material.Type: GrantFiled: January 27, 2021Date of Patent: April 23, 2024Assignee: DENSO CORPORATIONInventors: Aiko Kaji, Haruhito Ichikawa, Shuhei Mitani, Tomohiro Mimura, Yukihiro Wakasugi, Narumasa Soejima
-
Patent number: 11963376Abstract: A light emitting device includes: a first electrode and a second electrode facing each other, an emissive layer disposed between the first electrode and the second electrode and including a quantum dot, an electron auxiliary layer disposed between the emissive layer and the second electrode and including a plurality of nanoparticles, and a polymer layer between a portion of the second electrode and the electron auxiliary layer, wherein the nanoparticles include a metal oxide including zinc, wherein the second electrode has a first surface facing a surface of the electron auxiliary layer and a second surface opposite to the first surface, and the polymer layer is disposed on a portion of the second surface and a portion of the surface of the electron auxiliary layer, and wherein the polymer layer includes a polymerization product of a thiol compound and an unsaturated compound having at least two carbon-carbon unsaturated bonds.Type: GrantFiled: September 14, 2022Date of Patent: April 16, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Tae Ho Kim, Won Sik Yoon, Jeong Hee Lee, Eun Joo Jang, Oul Cho
-
Patent number: 11961784Abstract: A first heat sink has a first inner surface and a first outer surface, and has a first through hole. A second heat sink has a second inner surface disposed with a clearance left from the first inner surface of the first heat sink, and a second outer surface opposite to the second inner surface, and has a second through hole. A semiconductor element is disposed within a clearance between the first inner surface of the first heat sink and the second inner surface of the second heat sink. A sealing member seals the semiconductor element within the clearance between the first inner surface and the second inner surface. A first hollow tube is made of metal, and connects the first through hole and the second through hole.Type: GrantFiled: November 19, 2018Date of Patent: April 16, 2024Assignee: Mitsubishi Electric CorporationInventors: Arata Iizuka, Korehide Okamoto, Ryoya Shirahama
-
Patent number: 11961810Abstract: An embodiment bump on trace (BOT) structure includes a contact element supported by an integrated circuit, an under bump metallurgy (UBM) feature electrically coupled to the contact element, a metal ladder bump mounted on the under bump metallurgy feature, the metal ladder bump having a first tapering profile, and a substrate trace mounted on a substrate, the substrate trace having a second tapering profile and coupled to the metal ladder bump through direct metal-to-metal bonding. An embodiment chip-to-chip structure may be fabricated in a similar fashion.Type: GrantFiled: June 21, 2021Date of Patent: April 16, 2024Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Yu-Wei Lin, Sheng-Yu Wu, Yu-Jen Tseng, Tin-Hao Kuo, Chen-Shien Chen
-
Patent number: 11948864Abstract: A semiconductor device has a first wiring extending in a first direction on a nitride semiconductor layer. A source electrode is electrically connected to the first wiring and extends in a second direction. A drain electrode extends in the second direction and includes a first and second portion extending in the second direction, spaced from each other in the first direction. An element isolation region is in the second nitride semiconductor layer between the first and second portions. A third portion extends in the second direction on the first and second portions. A gate electrode extends in the second direction on the second nitride semiconductor layer between the source electrode and the drain electrode. The portion includes holes therein aligned with each other along the second direction with the spacing between adjacent holes in the second direction increasing with increasing distance in the second direction from the first wiring.Type: GrantFiled: September 2, 2021Date of Patent: April 2, 2024Assignees: Kabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage CorporationInventors: Akira Yoshioka, Hung Hung, Yasuhiro Isobe, Toru Sugiyama, Hitoshi Kobayashi
-
Patent number: 11942537Abstract: A method and vertical FET device fabricated in GaN or other suitable material. The device has a selective area implant region comprising an activated impurity configured from a bottom portion of a recessed regions, and substantially free from ion implant damage by using an annealing process. A p-type gate region is configured from the selective area implant region, and each of the recessed regions is characterized by a depth configured to physically separate an n+ type source region and the p-type gate region such that a low reverse leakage gate-source p-n junction is achieved. An extended drain region is configured from a portion of an n? type GaN region underlying the recessed regions. An n+ GaN region is formed by epitaxial growth directly overlying the backside region of the GaN substrate and a backside drain contact region configured from the n+ type GaN region overlying the backside region.Type: GrantFiled: April 20, 2023Date of Patent: March 26, 2024Assignee: Odyssey Semiconductor, Inc.Inventors: James R. Shealy, Richard J. Brown
-
Patent number: 11929414Abstract: A transistor with a shared gate structure includes an active area and a gate. The active area has a body extending in a first direction on a substrate, and a protrusion extending in a second direction perpendicular to the first direction from a central portion of the body in the first direction. The gate is arranged above the active area to overlap a channel area of the active area, and has an inverted pi () structure that, from a plan view, surrounds on three sides but does not cover a portion of the active area that includes two corner portions of the active area. The active area is divided into a first active area and a second active area by a separation area extending in the second direction and separating the body and a portion of the protrusion. The protrusion is divided into a first portion separated into two sub-portions by the separation area and a second portion, wherein the first portion is between the body and the second portion in the second direction.Type: GrantFiled: June 29, 2021Date of Patent: March 12, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Byunghoon Cho, Inseok Baek, Hyeonok Jung, Beomyong Hwang
-
Patent number: 11923450Abstract: There is disclosed a method for manufacturing a MOSFET with lateral channel in SiC, said MOSFET comprising simultaneously formed n type regions comprising an access region and a JFET region defining the length of the MOS channel, and wherein the access region and the JFET region are formed by ion implantation by using one masking step. The design is self-aligning so that the length of the MOS channel is defined by simultaneous creating n-type regions on both sides of the channel using one masking step. Any misalignment in the mask is moved to other less critical positions in the device. The risk of punch-through is decreased compared to the prior art. The current distribution becomes more homogenous. The short-circuit capability increases. There is lower Drain-Source specific on-resistance due to a reduced MOS channel resistance. There is a lower JFET resistance due to the possibility to increase the JFET region doping concentration.Type: GrantFiled: August 4, 2022Date of Patent: March 5, 2024Assignee: II-VI ADVANCED MATERIALS, LLCInventors: Adolf Schoner, Sergey Reshanov, Nicolas Thierry-Jebali, Hossein Elahipanah
-
Patent number: 11923425Abstract: A method for manufacturing a device may include providing an ultra-high voltage (UHV) component that includes a source region and a drain region, and forming an oxide layer on a top surface of the UHV component. The method may include connecting a low voltage terminal to the source region of the UHV component, and connecting a high voltage terminal to the drain region of the UHV component. The method may include forming a shielding structure on a surface of the oxide layer provided above the drain region of the UHV component, forming a high voltage interconnection that connects to the shielding structure and to the high voltage terminal, and forming a metal routing that connects the shielding structure and the low voltage terminal.Type: GrantFiled: February 17, 2023Date of Patent: March 5, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yi-Cheng Chiu, Tian Sheng Lin, Hung-Chou Lin, Yi-Min Chen, Chiu-Hua Chung
-
Patent number: 11923837Abstract: An apparatus includes a first drain/source region and a second drain/source region over a substrate, and a first gate adjacent to the first drain/source region and a second gate adjacent to the second drain/source region, wherein the first gate and the second gate are separated from each other, wherein the first drain/source region, the second drain/source region, the first gate and the second gate form two back-to-back connected transistors.Type: GrantFiled: July 22, 2021Date of Patent: March 5, 2024Assignee: NuVolta Technologies (Hefei) Co., Ltd.Inventors: John Lin, Jinbiao Huang
-
Patent number: 11925044Abstract: A light emitting device includes: a first electrode and a second electrode facing each other, an emissive layer disposed between the first electrode and the second electrode and including a quantum dot, an electron auxiliary layer disposed between the emissive layer and the second electrode and including a plurality of nanoparticles, and a polymer layer between a portion of the second electrode and the electron auxiliary layer, wherein the nanoparticles include a metal oxide including zinc, wherein the second electrode has a first surface facing a surface of the electron auxiliary layer and a second surface opposite to the first surface, and the polymer layer is disposed on a portion of the second surface and a portion of the surface of the electron auxiliary layer, and wherein the polymer layer includes a polymerization product of a thiol compound and an unsaturated compound having at least two carbon-carbon unsaturated bonds.Type: GrantFiled: September 14, 2022Date of Patent: March 5, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Tae Ho Kim, Won Sik Yoon, Jeong Hee Lee, Eun Joo Jang, Oul Cho
-
Patent number: 11916134Abstract: A semiconductor device includes a semiconductor substrate having a first conductivity type, a drift layer of the first conductivity type coupled to the semiconductor substrate, a fin array having a first row of fins and a second row of fins on the drift layer, and a space between the first row of fins and the second row of fins. The first row of fins includes a plurality of first elongated fins arranged in parallel to each other along a first row direction and separated by a first distance, and the second row of fins includes a plurality of second elongated fins arranged in parallel to each other along a second row direction and separated by a second distance.Type: GrantFiled: December 28, 2020Date of Patent: February 27, 2024Assignee: NEXGEN POWER SYSTEMS, INC.Inventors: Clifford Drowley, Ray Milano, Subhash Srinivas Pidaparthi, Andrew P. Edwards
-
Patent number: 11916112Abstract: An SiC semiconductor device includes an SiC semiconductor layer including an SiC monocrystal and having a first main surface as a device surface, a second main surface at a side opposite to the first main surface, and a side surface connecting the first main surface and the second main surface, a main surface insulating layer including an insulating material, covering the first main surface of the SiC semiconductor layer, and having an insulating side surface continuous to the side surface of the SiC semiconductor layer, and a boundary modified layer including a first region that is modified to be of a property differing from the SiC monocrystal and a second region that is modified to be of a property differing from the insulating material, and being formed across the side surface of the SiC semiconductor layer and the insulating side surface of the main surface insulating layer.Type: GrantFiled: August 8, 2019Date of Patent: February 27, 2024Assignee: ROHM CO., LTD.Inventors: Yasuhiro Kawakami, Yuki Nakano, Masaya Ueno, Seiya Nakazawa, Sawa Haruyama, Yasunori Kutsuma
-
Patent number: 11917923Abstract: A magnetoresistive random access memory (MRAM) structure, including a substrate and multiple MRAM cells on the substrate, wherein the MRAM cells are arranged in a memory region adjacent to a logic region. An ultra low-k (ULK) layer covers the MRAM cells, wherein the surface portion of ultra low-k layer is doped with fluorine, and dents are formed on the surface of ultra low-k layer at the boundaries between the memory region and the logic region.Type: GrantFiled: April 28, 2021Date of Patent: February 27, 2024Assignee: UNITED MICROELECTRONICS CORP.Inventors: Hui-Lin Wang, Ching-Hua Hsu, Si-Han Tsai, Shun-Yu Huang, Chen-Yi Weng, Ju-Chun Fan, Che-Wei Chang, Yi-Yu Lin, Po-Kai Hsu, Jing-Yin Jhang, Ya-Jyuan Hung
-
Patent number: 11916142Abstract: A semiconductor device includes an extended drain finFET. The drain drift region of the finFET extends between a drain contact region and a body of the finFET. The drain drift region includes an enhanced portion of the drain drift region between the drain contact region and the body. The drain drift region also includes a first charge balance region and a second charge balance region laterally adjacent to, and on opposite sides of, the enhanced portion of the drain drift region. The enhanced portion of the drain drift region and the drain contact region have a first conductivity type; the body, the first charge balance region, and the second charge balance region have a second, opposite, conductivity type. The drain drift region is wider than the body.Type: GrantFiled: August 23, 2021Date of Patent: February 27, 2024Assignee: Texas Instruments IncorporatedInventor: Ming-Yeh Chuang
-
Patent number: 11908899Abstract: A semiconductor metal-oxide-semiconductor field effect transistor (MOSFET) transistor with increased on-state current obtained through intrinsic bipolar junction transistor (BJT) of MOSFET has been described. Methods of operating the MOS transistor are provided.Type: GrantFiled: November 24, 2021Date of Patent: February 20, 2024Assignee: Zeno Semiconductor, Inc.Inventors: Jin-Woo Han, Yuniarto Widjaja, Zvi Or-Bach, Dinesh Maheshwari