Abstract: An image sensing device includes: an active layer with a plurality of photo-sensing elements; a color pattern disposed over one of the photo-sensing elements, wherein the color pattern has a color selected from the group consisting of red (R), green (G), and blue (B); a microlens disposed on the color pattern; and a transmissive pattern being adjacent to the color pattern and over another one of the photo-sensing elements, wherein the transmissive pattern includes a color filter portion and a microlens portion, and an absolute value of a difference of refractive indexes between the microlens and the color pattern is less than 0.3, and there is no difference of refractive indexes between the microlens portion and the color filter portion of the transmissive pattern.
Abstract: The invention provides a semiconductor package. The semiconductor package includes a substrate. A first conductive trace is disposed on the substrate. A first conductive trace disposed on the substrate. A semiconductor die is disposed over the first conductive trace. A solder resist layer is formed such a portion of the solder resist layer and a portion of the first conductive trace collectively have a T-shaped cross section.
Type:
Grant
Filed:
August 13, 2015
Date of Patent:
May 2, 2017
Assignee:
MEDIATEK INC.
Inventors:
Tzu-Hung Lin, Ching-Liou Huang, Thomas Matthew Gregorich
Abstract: Some embodiments of the present disclosure provide a semiconductor structure, including a substrate having a top surface; a first doped region in proximity to the top surface; a non-doped region positioned in proximity to the top surface and adjacent to the first doped region, having a first width; a metal gate positioned over the non-doped region and over a portion of the first doped region, having a second width. The first width is smaller than the second width, and material constituting the non-doped region is different from material constituting the substrate.
Type:
Grant
Filed:
August 13, 2014
Date of Patent:
April 18, 2017
Assignee:
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.
Inventors:
Tung-Wen Cheng, Chang-Yin Chen, Che-Cheng Chang, Mu-Tsang Lin
Abstract: A semiconductor device is provided with a first well region of a first conduction type having a first voltage (voltage VB) applied thereto, a second well region of a second conduction type formed in the surface layer section of the first well region and having a second voltage (voltage VS) different from the first voltage applied thereto, and a charge extracting region of the first conduction type formed in the surface layer section of the second well region and having the first voltage applied thereto. This inhibits the operation of a parasitic bipolar transistor.
Abstract: Embodiments of the present disclosure are directed to integrated circuit (IC) package assemblies with magnetic contacts, as well as corresponding fabrication methods and systems incorporating such magnetic contacts. A first IC substrate may have a first magnet coupled with a first electrical routing feature. A second IC substrate may have a second magnet coupled with a second electrical routing feature. The magnets may be embedded in the IC substrates and/or electrical routing features. The magnets may generate a magnetic field that extends across a gap between the first and second electrical routing features. Electrically conductive magnetic particles may be applied to one or both of the IC substrates to form a magnetic interconnect structure that extends across the gap. In some embodiments, magnetic contacts may be demagnetized by heating the magnets to a corresponding partial demagnetization temperature (PDT) or Curie temperature. Other embodiments may be described and/or claimed.
Type:
Grant
Filed:
May 4, 2016
Date of Patent:
March 21, 2017
Assignee:
Intel Corporation
Inventors:
Michael P. Skinner, Teodora Ossiander, Sven Albers, Georg Seidemann
Abstract: An interconnect structure for use in semiconductor devices and a method for fabricating the same is described. The method includes positioning a substrate in a vacuum processing chamber. The substrate has an exposed copper surface and an exposed low-k dielectric surface. A metal layer is formed over the copper surface but not over the low-k dielectric surface. A metal-based dielectric layer is formed over the metal layer and the low-k dielectric layer.
Type:
Grant
Filed:
February 5, 2014
Date of Patent:
March 21, 2017
Assignee:
APPLIED MATERIALS, INC.
Inventors:
He Ren, Mehul B. Naik, Yong Cao, Mei-yee Shek, Yana Cheng, Sree Rangasai V. Kesapragada
Abstract: A display device is disclosed. In one aspect, the device includes a plurality of pixels. Each of the pixels includes a first thin-film transistor (TFT) formed over a substrate and comprising gate electrode, a source electrode, and a drain electrode. Each pixel also includes a storage capacitor formed over the substrate, wherein the storage capacitor includes first and second electrodes, and a dielectric layer interposed between the first and second electrodes. The first electrode, the dielectric layer, and the second electrode have substantially the same pattern.
Abstract: A magnetic cell structure including a nonmagnetic bridge, and methods of fabricating the structure are provided. The magnetic cell structure includes a free layer, a pinned layer, and a nonmagnetic bridge electrically connecting the free layer and the pinned layer. The shape and/or configuration of the nonmagnetic bridge directs a programming current through the magnetic cell structure such that the cross sectional area of the programming current in the free layer of the structure is less than the cross section of the structure. The decrease in the cross sectional area of the programming current in the free layer enables a lower programming current to reach a critical switching current density in the free layer and switch the magnetization of the free layer, programming the magnetic cell.
Abstract: A method for processing a wafer in accordance with various embodiments may include: removing wafer material from an inner portion of the wafer to form a structure at an edge region of the wafer to at least partially surround the inner portion of the wafer, and printing material into the inner portion of the wafer using the structure as a printing mask. A method for processing a wafer in accordance with various embodiments may include: providing a carrier and a wafer, the wafer having a first side and a second side opposite the first side, the first side of the wafer being attached to the carrier, the second side having a structure at an edge region of the wafer, the structure at least partially surrounding an inner portion of the wafer; and printing material onto at least a portion of the second side of the wafer.
Type:
Grant
Filed:
October 9, 2013
Date of Patent:
March 7, 2017
Assignee:
INFINEON TECHNOLOGIES AG
Inventors:
Srinivasa Reddy Yeduru, Karl Heinz Gasser, Stefan Woehlert, Karl Mayer, Francisco Javier Santos Rodriguez
Abstract: A semiconductor device and methods of formation are provided. The semiconductor device includes a first metal alloy over a first active region of a fin and a second metal alloy over a second active region of the fin. A conductive layer is over a channel region of the fin. A semiconductive layer is over the conductive layer. The conductive layer over the channel region suppresses current leakage and the semiconductive layer over the conductive layer reduces electro flux from a source to a drain, as compared to a channel region that does not have such a conductive layer or a semiconductive layer over a conductive layer. The semiconductor device having the first metal alloy as at least one of the source or drain requires a lower activation temperature than a semiconductor device that does not have a metal alloy as a source or a drain.
Type:
Grant
Filed:
April 7, 2014
Date of Patent:
March 7, 2017
Assignees:
National Chiao-Tung University, Taiwan Semiconductor Manufacturing Company Limited
Abstract: An LED optimized for use in low-cost gas or other non-solid substance detection systems, emitting two wavelengths (“colors”) of electromagnetic radiation from the same aperture is disclosed. The LED device emits a light with a wavelength centered on an absorption line of the target detection non-solid substance, and also emits a reference line with a wavelength that is not absorbed by a target non-solid substance, while both wavelengths are transmitted through the atmosphere with low loss. Since the absorption and reference wavelengths are emitted from the same exact aperture, both wavelengths can share the same optical path, reducing the size and cost of the detector while also reducing potential sources of error due to optical path variation.
Type:
Grant
Filed:
July 1, 2015
Date of Patent:
March 7, 2017
Inventors:
Sergey Suchalkin, Gregory Belenky, Leon Shterengas, David Westerfeld
Abstract: Some features pertain to an integrated device that includes a substrate, several metal layers coupled to the substrate, several dielectric layers coupled to the substrate, and a redistribution portion coupled to one of the metal layers. The redistribution portion includes a first metal redistribution layer, an insulation layer coupled to the first metal redistribution layer, and a second metal redistribution layer coupled to the insulation layer. The first metal redistribution layer, the insulation layer, and the second metal redistribution layer are configured to operate as a capacitor in the integrated device. In some implementations, the capacitor is a metal-insulator-metal (MIM) capacitor.
Type:
Grant
Filed:
February 14, 2014
Date of Patent:
February 21, 2017
Assignee:
QUALCOMM Incorporated
Inventors:
Shiqun Gu, Ryan David Lane, Glenn David Raskin, Shree Krishna Pandey
Abstract: Magnetoresistive structures, magnetic random-access memory devices including the same, and methods of manufacturing the magnetoresistive structure, include a first magnetic layer having a magnetization direction that is fixed, a second magnetic layer corresponding to the first magnetic layer, wherein a magnetization direction of the second magnetic layer is changeable, and a magnetoresistance (MR) enhancing layer and an intermediate layer both between the first magnetic layer and the second magnetic layer.
Type:
Grant
Filed:
January 29, 2014
Date of Patent:
February 14, 2017
Assignee:
Samsung Electronics Co., Ltd.
Inventors:
Kee-won Kim, Kwang-seok Kim, Sung-chul Lee, Young-man Jang, Ung-hwan Pi
Abstract: In example implementations, a plurality of material layers and a plurality of etch stop layers are grown on a first substrate. Ions are implanted through at least one material layer of the plurality of material layers into an etch stop layer of the plurality of etch stop layers to create defects in the etch stop layer. A first material layer of the substrate is bonded to a second substrate. The etch stop layer is split to remove the first substrate from the second substrate. The first substrate is reused to bond another material layer of the plurality of material layers to a third substrate.
Type:
Grant
Filed:
July 9, 2015
Date of Patent:
February 14, 2017
Assignee:
Hewlett Packard Enterprise Development LP
Abstract: A method for fabricating a semiconductor device includes: implanting a first species into a substrate at a cold temperature to form a first region; and implanting a second species into the substrate at a hot temperature to form a second region that is adjacent to the first region.
Type:
Grant
Filed:
December 14, 2015
Date of Patent:
February 14, 2017
Assignee:
SK Hynix Inc.
Inventors:
Jae-Chun Cha, Seung-Woo Jin, An-Bae Lee, Il-Sik Jang
Abstract: A method of forming a stress relaxed buffer layer (SRB) on a textured or grooved silicon (Si) surface and the resulting device are provided. Embodiments include forming a textured surface in an upper surface of a Si wafer; epitaxially growing a low-temperature seed layer on the textured surface of the Si wafer; depositing a SRB layer over the low-temperature seed layer; and planarizing an upper surface of the SRB layer.
Abstract: A semiconductor device includes a semiconductor layer disposed at a substrate and a plurality of active cells disposed at the semiconductor layer. Each active cell includes a trench extending into the semiconductor layer and a body region disposed in the semiconductor layer adjacent to a sidewall of the trench and at a first depth below the surface of the semiconductor layer. The semiconductor device further includes a termination cell disposed at the semiconductor layer adjacent to an edge of the plurality of active cells. The termination cell includes a trench extending into the semiconductor layer, and further includes a body region disposed in the semiconductor layer adjacent to a sidewall of the trench of the termination cell and at a second depth less than the first depth. The body regions of the active cells and of the termination cell have a conductivity type different than that of the semiconductor layer.
Type:
Grant
Filed:
August 29, 2014
Date of Patent:
January 24, 2017
Assignee:
NXP USA, INC.
Inventors:
Moaniss Zitouni, Edouard de Frésart, Pon Sung Ku, Ganming Qin
Abstract: An epitaxial structure including an epitaxial substrate, a first buffer layer, a first pattern mask layer, a second buffer layer and a second pattern mask layer. The first buffer layer is disposed on the epitaxial substrate. The first pattern mask layer is disposed on the first buffer layer. The second buffer layer is disposed on the first pattern mask layer and a part of the first buffer layer. The second pattern mask layer is disposed on the second buffer layer. A projection of the first pattern mask layer projected on the first buffer layer and a projection of the second pattern mask layer projected on the first buffer layer cover at least 70% of the total area of the first buffer layer.
Abstract: Embodiments of an ohmic contact structure for a Group III nitride semiconductor device and methods of fabrication thereof are disclosed. In general, the ohmic contact structure has a root-mean-squared (RMS) surface roughness of less than 10 nanometers, and more preferably less than or equal to 7.5 nanometers, and more preferably less than or equal to 5 nanometers, and more preferably less than or equal to 2 nanometers, and even more preferably less than or equal to 1.5 nanometers.