Patents Examined by Henry K Choe
  • Patent number: 10826450
    Abstract: The present invention provides a system and method for operating hybrid concurrent and switched dual-band low noise amplifiers. Embodiments use a concurrent design at the input block of a hybrid LNA to advantageously achieve better impedance matching while using a switch capacitor design at the output block to advantageously achieve a better gain than typical concurrent multiband LNAs. Embodiments might be integrated into wireless devices configured to simultaneously receive on multiple frequency bands while providing gains of 30 dB or more by combining the advantages of concurrent multiband LNAs with the advantages of switched multiband LNAs. In addition to the higher gains provided by embodiments of the hybrid LNA described herein, hybrid multiband LNAs according to embodiments of the present invention provide a smaller device footprint and power requirements than would be required for a receiver including multiple single-band LNAs for amplifying signals for each frequency band individually.
    Type: Grant
    Filed: April 17, 2007
    Date of Patent: November 3, 2020
    Assignee: HuWoMobility, Inc.
    Inventors: Lin Zhou, Shih Mo
  • Patent number: 8183932
    Abstract: Aspects of a method and system for processing signals via an integrated low noise amplifier having a configurable input signaling mode are provided. In this regard, one or more circuits comprising an integrated amplifier may be configurable such that, in a first configuration, the one or more circuits are operable to handle a differential input signal, and, in a second mode of operation, the one or more circuits are operable to handle a single-ended input signal. The one or more circuits may output a differential signal when handling a differential input signal and when handling a single-ended input signal. In some instances, whether the one or more circuits are operable to handle a differential input signal or a single-ended input signal may determined by an inductance of a bond wire coupling the integrated amplifier to an integrated circuit package.
    Type: Grant
    Filed: March 5, 2010
    Date of Patent: May 22, 2012
    Assignee: Broadcom Corporation
    Inventor: Alireza Zolfaghari
  • Patent number: 8115540
    Abstract: To provide, for example, a pulse input type power amplifying apparatus that can be operated at low voltage and low power, effectively suppressing generation of harmonic component. The amplifying apparatus includes at least two amplification circuits, one and other amplification circuits, composed of multiple amplifiers whose output sides are connected to each other, driven at the same frequency. The multiple amplifiers forming the one amplification circuit are configured with a first inverting amplifier M12 inputting and amplifying a reference pulse, and a second inverting amplifier M11 to which an inverted pulse formed by shifting and inverting the phase of the reference pulse is inputted. The other amplification circuit is configured with the first inverting amplifier M14 and the second inverting amplifier M13 to each of which other wide pulse with a width greater than that of the reference pulse is commonly inputted.
    Type: Grant
    Filed: September 13, 2007
    Date of Patent: February 14, 2012
    Assignee: NEC Corporation
    Inventors: Koichi Nose, Haruya Ishizaki, Masayuki Mizuno
  • Patent number: 8102204
    Abstract: Amplifiers with power-on trim and methods using an amplifier system having an amplifier system input and an amplifier system output, an amplifier, a comparator, a successive approximation register having an input coupled to an output of the comparator, a first switch for switching an input of the amplifier from the amplifier system input to shorting the amplifier input, a second switch for switching an output of the amplifier from the amplifier system output to an input of the comparator, an output of the successive approximation register being coupled to an N bit digital to analog (D/A) converter, the D/A converter being a non-binary converter using a radix of less than 2 for at least the most significant bits, and an output of the D/A converter being coupled to the amplifier to control the input offset of the amplifier. Novel embodiments for the amplifier, comparator and D/A converter are disclosed.
    Type: Grant
    Filed: September 3, 2010
    Date of Patent: January 24, 2012
    Assignee: Number 14 B.V.
    Inventors: Rudy G. H. Eschauzier, Nico van Rijn
  • Patent number: 8054129
    Abstract: A class D amplifier includes: an amplifier that generates a digital signal for driving a load based on an input signal; an attenuator that attenuates the input signal according to an attenuation command signal; and a clip prevention controller that outputs the attenuation command signal to intermittently attenuate the input signal when the digital signal is brought into a clip state or a near-clip state.
    Type: Grant
    Filed: December 23, 2008
    Date of Patent: November 8, 2011
    Assignee: Yamaha Corporation
    Inventor: Toshio Maejima
  • Patent number: 8040184
    Abstract: A class-D amplifier includes a differential integrator that integrates a difference between an input signal and a feedback signal to output an integration value signal, a pulse width modulation circuit that outputs a digital signal having a pulse width corresponding to a level of the integration value signal, an output buffer that drives a load based on the digital signal, a feedback section that feeds an output signal of the output buffer into the differential integrator as the feedback signal, a clamp section that performs a clamping of limiting the level of the integration value signal within a specified level range, an attenuation section that attenuates the level of the input signal to be input to the differential integrator in response to an attenuation command, and an attenuation control section that outputs the attenuation command to the attenuation section in response to the clamping performed by the clamp section.
    Type: Grant
    Filed: February 25, 2010
    Date of Patent: October 18, 2011
    Assignee: Yamaha Corporation
    Inventor: Hirotoshi Tsuchiya
  • Patent number: 8026765
    Abstract: An amplifier is operable in push-pull mode, single-ended mode, or a composite mode that is an intermediate between single-ended and Push-pull modes. Moreover, at least one output device may be configured to operate using a high performance AC servo loop that functions the output device as a current source. Still further, a control input driver stage is provided that is capable of supplying sufficient AC current to overcome Miller capacitance induced roll off within the intended frequency spectrum of triode vacuum tubes. Additionally, methods are provided to substantially null or selectively introduce DC magnetic bias within the output transformer core. Still further, a solid state power supply stage provides substantial AC hum reduction during single-ended operation and simultaneously provides output voltage load regulation attributes similar to traditional vacuum tube rectifier circuits.
    Type: Grant
    Filed: April 11, 2010
    Date of Patent: September 27, 2011
    Inventor: Roberto Michele Giovannotto
  • Patent number: 8022770
    Abstract: A system for preventing power amplifier supply voltage saturation includes a multiple stage voltage regulator configured to provide a regulated voltage, a power amplifier configured to receive the regulated voltage, and a saturation protection circuit configured to apply a current into a first stage of the multiple stage voltage regulator when the regulated voltage reaches a reference voltage, the applied current causing a subsequent stage of the multiple stage voltage regulator to prevent the regulated voltage from exceeding the reference voltage.
    Type: Grant
    Filed: May 27, 2010
    Date of Patent: September 20, 2011
    Assignee: Skyworks Solutions, Inc.
    Inventor: Lige Wang
  • Patent number: 8022760
    Abstract: A 3-way Doherty amplifier has an amplifier input and an amplifier output. The amplifier has a main stage, a first peak stage and a second peak stage. The amplifier has an input network connecting the amplifier input to the inputs of the stages, and an output network connecting the stages to the amplifier output. The output network implements a phase shift of 90° between the output of the main stage and the amplifier output; a phase shift of 180° between the output of the first peak stage and the amplifier output; and a phase shift of 90° between the third output and the amplifier output.
    Type: Grant
    Filed: December 18, 2008
    Date of Patent: September 20, 2011
    Assignee: NXP B.V.
    Inventors: Radjindrepersad Gajadharsing, Weng Chuen Edmund Neo, Marco Johannes Pelk, Leonardus Cornelis Nicolaas De Vreede, Ji Zhao
  • Patent number: 8022758
    Abstract: A circuit comprises an amplifier circuit and a trimming circuit. The amplifier circuit includes an operational amplifier. The operational amplifier has a first input configured to receive input signals, and the operational amplifier also has a second input and an amplifier output. One of the first input or the second input is a negative input. The trimming circuit is coupled to the amplifier output. The trimming circuit includes a termination resistor coupled in parallel with at least one trimming resistor. The termination resistor is coupled to a first switch in series, and the trimming resistor is coupled to a second switch in series. The amplifier output is connected back to the negative input through the first switch.
    Type: Grant
    Filed: January 6, 2010
    Date of Patent: September 20, 2011
    Assignee: Ralink Technology Corp.
    Inventors: Hsin-Hsien Li, Chin-Chun Lin, Tsung-Hsien Hsieh, Zi-Long Huang
  • Patent number: 8018280
    Abstract: A class-D audio amplifier is protected by thermal regulation which decreases the gain of the class-D audio amplifier by asserting an over-temperature signal when the temperature of the class-D audio amplifier is detected to be higher than a threshold. The output of the class-D audio amplifier is therefore reduced by the smaller gain, and the chance for the class-D audio amplifier to stop working due to overheating is greatly reduced.
    Type: Grant
    Filed: November 5, 2009
    Date of Patent: September 13, 2011
    Assignee: Richtek Technology Corp.
    Inventors: Chun-Tsung Chen, Jwin-Yen Guo, Chung-Fu Wang
  • Patent number: 8018286
    Abstract: The present invention relates to an integrated electrical circuit in particular a receiver or driver suitable for broadband communication, such as optical interconnect. The circuit comprises two amplifiers which share current supply wherein the integrated circuit is arranged so that cross talk via this current supply is avoided over a large range of frequencies.
    Type: Grant
    Filed: February 12, 2010
    Date of Patent: September 13, 2011
    Assignee: Iptronics A/S
    Inventor: Kenn Christensen
  • Patent number: 8018278
    Abstract: A pre-distortion apparatus of a power amplifier includes: a pre-distortion unit configured to generate a pre-distorted signal of an input signal by calculating a magnitude of the input signal and outputting a complex correction coefficient corresponding to the calculated magnitude of the input signal, and provide the generated pre-distorted signal as an input of the power amplifier; and a complex correct coefficient update unit configured to generate an error signal by comparing an output signal of the power amplifier with the input signal and updating the complex correction coefficient to minimize a magnitude of the generated error signal, wherein the pre-distortion unit provides a constant bias value corresponding to the magnitude of the input signal as a bias of the power amplifier while updating the complex correction coefficient.
    Type: Grant
    Filed: September 16, 2010
    Date of Patent: September 13, 2011
    Assignee: Electronics and Telecommunications Research Institute
    Inventors: Jae-Ho Jung, Gweon-Do Jo, Young-Hoon Kim, Jung-Hoon Oh, Kwang-Chun Lee
  • Patent number: 8018274
    Abstract: A system comprises a switched capacitor amplifier including an operational amplifier (opamp). A switching circuit comprises a first switch connected across inputs of the opamp. A second switch is connected across outputs of the opamp. An overdrive detect circuit communicates with the first and second switches and selectively shorts the inputs and the outputs of the opamp when the input voltage is greater than a first predetermined overdrive voltage or when the input voltage is less than a second predetermined overdrive voltage.
    Type: Grant
    Filed: March 12, 2010
    Date of Patent: September 13, 2011
    Assignee: Maxim Integrated Products, Inc.
    Inventor: James Edward Bales
  • Patent number: 8013673
    Abstract: An RF power amplifier according to an implementation of the present invention includes: a first power amplifier which linearly amplifies a first RF signal of a first frequency band; a second power amplifier which linearly amplifies a second RF signal of a second frequency band lower than the first frequency band; a third power amplifier which nonlinearly amplifies a third RF signal of the first frequency band; a fourth power amplifier which nonlinearly amplifies a fourth RF signal of the second frequency band, and input lines of the respective power amplifiers do not cross each other on semiconductor substrates, and the output lines of the respective power amplifiers do not cross each other on the semiconductor substrates.
    Type: Grant
    Filed: August 20, 2010
    Date of Patent: September 6, 2011
    Assignee: Panasonic Corporation
    Inventors: Satoshi Makioka, Masahiko Inamori, Motoyoshi Iwata
  • Patent number: 8013680
    Abstract: Doherty and distributed amplifier (DA) designs are combined to achieve, wideband amplifiers with high efficiency dynamic range. A modified Doherty amplifier includes a wideband phase shifter providing first and second outputs, a main amplifier coupled to the first output, an auxiliary amplifier coupled to the second output, and a wideband combining network combining the outputs in phase. A multi-stage DA has a main output and a termination port, and a phase delay module and transforming network allowing power at the termination port to be combined in phase with power at the main output. In one combination, one or more stages of the DA may comprise a Doherty amplifier. In another combination, a modified series-type Doherty amplifying system is achieved by cascading main and auxiliary DAs. In any combination, Doherty topology may include a bias control module.
    Type: Grant
    Filed: November 5, 2008
    Date of Patent: September 6, 2011
    Assignee: ViaSat, Inc.
    Inventors: Christopher D. Grondahl, Dean Lawrence Cook
  • Patent number: 8008975
    Abstract: In at least one embodiment, an electronic system includes an amplifier having an on-chip charge pump to provide a gate boost voltage to boost a gate voltage of at least one on-chip field effect transistor (FET) of an output stage of an amplifier. In at least one embodiment, the gate boost voltage boosts the gate voltage higher than the supply voltage rail to increase an overdrive voltage of the on-chip FET. In at least one embodiment, the gate boost voltage boosts the DC bias of an input signal and, thus, generation of gate boost voltage by the on-chip charge pump is signal-independent, i.e. independent of the input signal. Increasing the overdrive voltage increases the efficiency of the amplifier by decreasing the difference between the maximum swing of the output voltage and the voltage supply rails of the at least one on-chip FET relative to conventional designs.
    Type: Grant
    Filed: March 31, 2009
    Date of Patent: August 30, 2011
    Assignee: Cirrus Logic, Inc.
    Inventors: Daniel J. Allen, Eric J. Swanson, Scott A. Woodford
  • Patent number: 8004362
    Abstract: Multiple unit transistors each having the same gate length are arranged in a gate-lengthwise direction to form a group of unit transistors. At least one unit transistor included in the group of unit transistors is used as a part of a gate bias circuit and acts as unit transistor (102) that is used for the bias circuit, and all of or part of the other unit transistors are connected in parallel and used as amplifier (101).
    Type: Grant
    Filed: May 31, 2007
    Date of Patent: August 23, 2011
    Assignee: NEC Corporation
    Inventor: Tomohisa Hirayama
  • Patent number: 8004354
    Abstract: Some embodiments regard a circuit comprising: a high voltage transistor providing a resistance; an amplifier configured to receive a current and to convert the current to a first voltage that is used in a loop creating the current; and an automatic level control circuit that, based on an AC amplitude of the first voltage, adjusts a second voltage at a gate of the high voltage transistor and thereby adjusts the resistance and the first voltage; wherein the automatic level control circuit is configured to adjust the first voltage toward the first reference voltage if the first voltage differs from a first reference voltage.
    Type: Grant
    Filed: February 12, 2010
    Date of Patent: August 23, 2011
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Chiang Pu, Ming-Chich Huang, Chan-Hong Chern, Tien-Chun Yang
  • Patent number: 8004355
    Abstract: A low dissipation, low distortion amplifier includes a driver amplifier stage and a main output stage, with a plurality of impedance networks providing, among other things, feedback paths from outputs of the driver and main output stages to the input of the driver stage. The impedance networks also provide coupling paths from the outputs of the driver and main output stages to the load. The impedance networks can all be formed of resistors, capacitors, or network combinations thereof. An additional feedback path can be added from the load to the driver stage to flatten out the frequency response at low frequencies. The driver and main output stages may be operated in Class AB and B modes respectively, and/or in Class G or H modes. An intermediate amplifier driver stage may be added between the driver and main output stages.
    Type: Grant
    Filed: February 25, 2010
    Date of Patent: August 23, 2011
    Assignee: THX Ltd.
    Inventors: Owen Jones, Lawrence R. Fincham