Patents Examined by Ismail A Muse
-
Patent number: 11029278Abstract: Ion sensor based on differential measurement comprising an ISFTET-REFET pair wherein the REFET is defined by a structure composed of an ISFET covered by a microreservoir where an internal reference solution is contained. The sensor comprises a first and a second ion-selective field effect transistor, an electrode, a substrate on the surface whereof are integrated the two transistors, connection tracks and the electrode and a structure adhered on the first ion-selective field effect transistor which creates a microreservoir on the gate of said first transistor, with the microreservoir having a microchannel which connects the microreservoir with the exterior and the microreservoir being filled with the reference solution.Type: GrantFiled: August 2, 2019Date of Patent: June 8, 2021Assignee: Consejo Superior de Investigaciones Cientificas (CSIC)Inventors: Antoni Baldi Coll, Carlos Dominguez Horna, Cecilia Jimenéz Jorquera, César Fernández Sánchez, Andreu Llobera Adan, Ángel Merlos Domingo, Alfredo Cadarso Busto, Isabel Burdallo Bautista, Ferrán Vera Gras
-
Patent number: 11024552Abstract: An assembly includes a wafer having a top wafer surface and a wafer circumference. The assembly further includes a device arrangement structure. The device arrangement structure includes a first surface having a perimeter, the perimeter being encircled by the wafer circumference in a plan view; and an array of devices, each device of the array of devices having an electrical contact on the first surface. The assembly further includes an adhesive element configured to affix the device arrangement structure in a stationary position relative to the wafer, wherein the adhesive element includes a tape layer having an adhesive surface attached to the top surface of the device arrangement structure and attached to a surface of the wafer.Type: GrantFiled: January 10, 2020Date of Patent: June 1, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chun Hao Liao, Chu Fu Chen, Mingo Liu, Chiou Jun Yean
-
Patent number: 11024620Abstract: Integrated circuit (5) includes substrate (10) with surface (20) and structure (30) including base levels (45.i, 45.(i+1)), terminating cells (48, 49), and block (40) of standard cells arranged in rows (42.i, 42.(i+1)), and another type of block (60) outside block (40). Standard cells at at least two edges of block (40) have the following protections: (1) block (60) has strip of separation (41.j) having at least a minimum width from the edges of block (40), and protected by one of the following: (2) terminating cells (48, 49) reduce context effect and some terminating cells (48) are placed at at least one end of rows (42.i, 42.(i+1)) of standard cells within first-named block (40), and (3) the terminating cells (48, 49) reduce context effect and some terminating cells (49) are at one end of a column of standard cells within block (40). Other structures, devices, and processes are also disclosed.Type: GrantFiled: August 2, 2018Date of Patent: June 1, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Thomas J. Aton, Roger Mark Terry, Robert L. Pitts
-
Patent number: 11024649Abstract: Complementary high-voltage bipolar transistors in silicon-on-insulator (SC) integrated circuits is disclosed. In one disclosed embodiment, a collector region is formed in an epitaxial silicon layer disposed over a buried insulator layer. A base region and an emitter are disposed over the collector region. An n-type region is formed under the buried insulator layer (BOX) by implanting donor impurity through the active region of substrate and BOX into a p-substrate. Later in the process flow this n-type region is connected from the top by doped poly-silicon plug and is biased at Vcc. In this case it will deplete lateral portion of PNP collector region and hence, will increase its BV.Type: GrantFiled: March 25, 2020Date of Patent: June 1, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Alexei Sadovnikov, Jeffrey A. Babcock
-
Patent number: 11004774Abstract: The fabrication of field-effect transistor (FET) devices is described herein where the FET devices include one or more body contacts implemented between source, gate, drain (S/G/D) assemblies to improve the influence of a voltage applied at the body contact on the S/G/D assemblies. The FET devices can include source fingers and drain fingers interleaved with gate fingers. The source and drain fingers of a first S/G/D assembly can be electrically connected to the source and drain fingers of a second S/G/D assembly.Type: GrantFiled: September 10, 2019Date of Patent: May 11, 2021Assignee: SKYWORKS SOLUTIONS, INC.Inventors: Hailing Wang, Dylan Charles Bartle, Hanching Fuh, David Scott Whitefield, Paul T. DiCarlo
-
Patent number: 10995420Abstract: A silicon carbide epitaxial substrate includes a silicon carbide single-crystal substrate of one conductivity type, a first silicon carbide layer of the above-mentioned one conductivity type, a second silicon carbide layer of the above-mentioned one conductivity type, and a third silicon carbide layer of the above-mentioned one conductivity type. The silicon carbide single-crystal substrate has first impurity concentration. The first silicon carbide layer is provided on the silicon carbide single-crystal substrate, and has second impurity concentration that is lower than the first impurity concentration. The second silicon carbide layer is provided on the first silicon carbide layer, and has third impurity concentration that is higher than the first impurity concentration. The third silicon carbide layer is provided on the second silicon carbide layer, and has fourth impurity concentration that is lower than the second impurity concentration.Type: GrantFiled: May 11, 2020Date of Patent: May 4, 2021Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Yu Nakamura, Kazuya Konishi
-
Patent number: 10998297Abstract: A light-emitting assembly that includes multiple light-emitting devices electrically coupled to a substrate via nano-porous metal blocks. The light-emitting assembly may be used as a source array of a near-eye display device. The light-emitting devices may be superluminescent diodes and the nano-porous metal blocks may include nano-porous gold. The nano-porous metal blocks allow thermal and electrical conduction between the light-emitting devices and the substrate. Nano-porous gold allows bonding at a lower temperature than solder and is compressible. Different pressure can be applied to different nano-porous metal blocks to align the optical heights of different light-emitting devices relative to the substrate. After forming nano-porous metal blocks on a substrate, the light-emitting devices are pressed onto the metal blocks to secure and align the light-emitting devices. The alignment process may be carried in an active optical alignment process when the light-emitting devices are powered and emit light.Type: GrantFiled: April 29, 2019Date of Patent: May 4, 2021Assignee: Facebook Technologies, LLCInventors: John Michael Goward, Stephen John Holmes, Maxwell Parsons
-
Patent number: 10985146Abstract: A semiconductor package having an internal heat distribution layer and methods of forming the semiconductor package are provided. The semiconductor package can include a first semiconductor device, a second semiconductor device, and an external heat distribution layer. The first semiconductor device can comprise a first semiconductor die and an external surface comprising a top surface, a bottom surface, and a side surface joining the bottom surface to the tope surface. The second semiconductor device can comprise a second semiconductor die and can be stacked on the top surface of the first semiconductor device. The external heat distribution layer can cover an external surface of the second semiconductor device and the side surface of the first semiconductor device. The external heat distribution layer further contacts an internal heat distribution layer on a top surface of the first semiconductor die.Type: GrantFiled: September 9, 2019Date of Patent: April 20, 2021Assignee: AMKOR TECHNOLOGY SINGAPORE HOLDING PTE. LTD.Inventors: Bora Baloglu, Ron Huemoeller, Curtis Zwenger
-
Patent number: 10985121Abstract: Present disclosure provides a semiconductor structure, including a substrate, a pad on the substrate, a conductive layer electrically coupled to the pad at one end, a metal bump including a top surface and a sidewall, a solder bump on the top surface of the metal bump, a dielectric layer surrounding the sidewall of the metal bump and having a top surface, and the top surface of the metal bump entirely protruding the top surface of the dielectric layer, and a polymer layer on the top surface of the dielectric layer, the polymer layer being spaced from both the sidewall of the metal bump and a nearest outer edge of the solder bump with a gap. A method for fabricating a semiconductor device is also provided.Type: GrantFiled: December 21, 2018Date of Patent: April 20, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Chang-Pin Huang, Tung-Liang Shao, Hsien-Ming Tu, Ching-Jung Yang, Yu-Chia Lai
-
Patent number: 10964736Abstract: An image sensing device is disclosed. The image sensing device includes a semiconductor substrate including an active region, a first impurity region and a second impurity region formed in the active region, a photoelectric conversion region disposed over the semiconductor substrate to be directly coupled to the first impurity region and configured to generate photocharges in response to incident light and transmit the generated photocharges to the first impurity region, a switching element disposed coupled to the first impurity region and the second impurity region and configured to transmit the photocharges stored in the first impurity region to the second impurity region, an insulation structure disposed on sides of the photoelectric conversion region and a plurality of conductive lines disposed in the insulation structure and configured to read out an electrical image signal corresponding to the photocharges generated by the photoelectric conversion region.Type: GrantFiled: August 26, 2019Date of Patent: March 30, 2021Assignee: SK hynix Inc.Inventor: Byoung Gyu Kim
-
Patent number: 10964684Abstract: A method of modifying an integrated circuit includes operations related to identifying at least two fin-containing functional areas of the integrated circuit, generating a performance curve for each fin-containing functional area of the integrated circuit for each fin height of a series of fin heights, and determining whether an inflection point exists for each performance curve. The method further includes operations related to selecting a value of a performance characteristic for each of the fin-containing functional areas, the selected value having a corresponding fin height in each of the fin-containing functional areas, modifying each fin-containing functional area to have the fin height corresponding to the selected value of the performance characteristic; and combining the modified fin-containing functional areas to form a modified integrated circuit.Type: GrantFiled: May 7, 2019Date of Patent: March 30, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Wei-Cheng Lin, Hui-Ting Yang, Jiann-Tyng Tzeng, Lipen Yuan, Wei-An Lai
-
Patent number: 10956645Abstract: The place and route stage for a hard macro is modified to assign a more robust power-grid tier to a critical path for a hard macro and to assign a less robust power-grid tier to a remainder of the hard macro.Type: GrantFiled: March 27, 2019Date of Patent: March 23, 2021Assignee: QUALCOMM IncorporatedInventors: Joon Hyung Chung, Mikhail Popovich, Gudoor Reddy
-
Patent number: 10957815Abstract: To provide a light-emitting device for achieving fluorescence emission with higher efficiency and longer life, a light-emitting device includes an exciton generation layer in which quantum dots are dispersed, a light-emitting layer in which light emitters, which are phosphors or phosphorescent members, are dispersed, the light-emitting layer adjoining the exciton generation layer in a vertical direction, a first electrode located on a lower side of the exciton generation layer and the light-emitting layer, and a second electrode located on an upper side of the exciton generation layer and the light-emitting layer, and the light emission spectrum of the quantum dots and the absorption spectrum of the light emitters at least partially overlap.Type: GrantFiled: September 5, 2017Date of Patent: March 23, 2021Assignee: SHARP KABUSHIKI KAISHAInventors: Yuto Tsukamoto, Shinichi Kawato, Tokiyoshi Umeda, Manabu Niboshi, Youhei Nakanishi, Hisayuki Utsumi, Masayuki Kanehiro, Shota Okamoto
-
Patent number: 10950734Abstract: A semiconductor device includes a semiconductor, a first conductor, a second conductor, a third conductor, a fourth conductor, a first insulator, a second insulator, a third insulator, and a fourth insulator. The first conductor and the semiconductor partly overlap with each other with the first insulator positioned therebetween. The second conductor and the third conductor have regions in contact with the semiconductor. The semiconductor has a region in contact with the second insulator. The fourth insulator has a first region and a second region. The first region is thicker than the second region. The first region has a region in contact with the second insulator. The second region has a region in contact with the third insulator. The fourth conductor and the second insulator partly overlap with each other with the fourth insulator positioned therebetween.Type: GrantFiled: January 16, 2019Date of Patent: March 16, 2021Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Sachiaki Tezuka, Tetsuhiro Tanaka, Toshiya Endo, Mitsuhiro Ichijo
-
Patent number: 10943986Abstract: Some embodiments include a semiconductor construction having a gate extending into a semiconductor base. Conductively-doped source and drain regions are within the base adjacent the gate. A gate dielectric has a first segment between the source region and the gate, a second segment between the drain region and the gate, and a third segment between the first and second segments. At least a portion of the gate dielectric comprises ferroelectric material. In some embodiments the ferroelectric material is within each of the first, second and third segments. In some embodiments, the ferroelectric material is within the first segment or the third segment. In some embodiments, a transistor has a gate, a source region and a drain region; and has a channel region between the source and drain regions. The transistor has a gate dielectric which contains ferroelectric material between the source region and the gate.Type: GrantFiled: December 29, 2017Date of Patent: March 9, 2021Assignee: Micron Technology, Inc.Inventors: Durai Vishak Ramaswamy, Kirk D. Prall, Wayne Kinney
-
Patent number: 10930510Abstract: A method is provided which includes forming a semiconductor substrate having one or more fins. The method includes forming over the fins a plurality of gate structures. The method includes forming gate spacers on sidewalls of the gate structure. The method includes forming a source/drain region on the semiconductor substrate between each adjacent gate spacer. The method includes depositing an interlevel dielectric layer on the source/drain regions and over the gate structures. The method includes depositing a hardmask on the interlevel dielectric layer. The method includes patterning the hardmask to form a plurality of openings and exposing the top surface of each of the source/drain regions. The method includes depositing an optical planarization layer in a portion of the openings and above the top surface of the gate structures. The method includes etching the interlevel dielectric layer in the opening to form an undercut region below the hardmask.Type: GrantFiled: May 21, 2019Date of Patent: February 23, 2021Assignee: International Business Machines CorporationInventors: Chanro Park, Kangguo Cheng, Ruilong Xie, Juntao Li
-
Patent number: 10923406Abstract: A plasma processing tool for fabricating a semiconductor device on a semiconductor wafer includes an optical window disposed on a plasma chamber, remotely from a plasma region. The window is thermally connected to an electrical heater element capable of maintaining the window at a temperature of at least 30° C. A heater controller provides electrical power to the heater element. During operation of the plasma processing tool, the heater controller provides power to the heater element so as to maintain the window at a temperature of at least 30° C. during at least a portion of a plasma process step in which by-products are produced in the plasma chamber.Type: GrantFiled: December 12, 2019Date of Patent: February 16, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: John Christopher Shriner, Maja Imamovic, Kevin Paul Wiederhold
-
Patent number: 10916532Abstract: A micro LED display panel includes a back plate, a plurality of micro LEDs on the back plate, a first partition wall on a side of the back plate having the plurality of micro LEDs, an insulating layer on the back plate, and a common electrode on the insulating layer and covering the plurality of micro LEDs. The first partition wall divides the back plate into a plurality of light-emitting regions independent from each other. Each of the light-emitting regions is provided with one of the micro LEDs. The insulating layer is located in each of the light-emitting regions and surrounds each of the micro LEDs.Type: GrantFiled: April 29, 2019Date of Patent: February 9, 2021Assignee: HON HAI PRECISION INDUSTRY CO., LTD.Inventors: Jung-An Cheng, I-Wei Wu
-
Patent number: 10903324Abstract: A semiconductor device including a fin field effect transistor (fin-FET) includes active fins disposed on a substrate, isolation layers on both sides of the active fins, a gate structure formed to cross the active fins and the isolation layers, source/drain regions on the active fins on sidewalls of the gate structure, a first interlayer insulating layer on the isolation layers in contact with portions of the sidewalls of the gate structure and portions of surfaces of the source/drain regions, an etch stop layer configured to overlap the first interlayer insulating layer, the sidewalls of the gate structure, and the source/drain regions, and contact plugs formed to pass through the etch stop layer to contact the source/drain regions. The source/drain regions have main growth portions in contact with upper surfaces of the active fins.Type: GrantFiled: November 30, 2018Date of Patent: January 26, 2021Inventors: Chang Woo Noh, Seung Min Song, Geum Jong Bae, Dong Il Bae
-
Patent number: 10886460Abstract: A magnetic device includes: a conductive layer into which current is injected in a first direction, the conductive layer causing spin Hall effect or Rashba effect; a ferromagnetic layer disposed in contact with the conductive layer such that the ferromagnetic layer and the conductive layer are stacked on each other, a magnetization direction of the ferromagnetic layer being switched; and a spin filter structure having a fixed magnetization direction, the spin filter structure being disposed on at least one of the opposite side surfaces of the first direction of the conductive layer to inject spin-polarized current into the conductive layer.Type: GrantFiled: March 30, 2020Date of Patent: January 5, 2021Assignee: Korea University Research and Business FoundationInventors: Young Keun Kim, Kyung-Jin Lee, Gyungchoon Go