Patents Examined by James M. Mitchell
-
Patent number: 7572710Abstract: The invention comprises methods of forming a conductive contact to a source/drain region of a field effect transistor, and methods of forming local interconnects. In one implementation, a method of forming a conductive contact to a source/drain region of a field effect transistor includes providing gate dielectric material intermediate a transistor gate and a channel region of a field effect transistor. At least some of the gate dielectric material extends to be received over at least one source/drain region of the field effect transistor. The gate dielectric material received over the one source/drain region is exposed to conditions effective to change it from being electrically insulative to being electrically conductive and in conductive contact with the one source/drain region. Other aspects and implementations are contemplated.Type: GrantFiled: September 21, 2006Date of Patent: August 11, 2009Assignee: Micron Technology, Inc.Inventors: Cem Basceri, Gurtej S. Sandhu, H. Montgomery Manning
-
Patent number: 7557452Abstract: A conductive structure configured to connect a contact pad of a semiconductor device with a corresponding contact pad of a substrate. The conductive structure includes two interconnectable members, one securable to each of the corresponding contact pads. Each member includes a dielectric jacket having an aperture that laterally confines conductive material of a conductive center thereof over the contact pad to which the member is secured. The conductive center of a female member of the conductive structure only partially fills the aperture of the jacket thereof so as to form a receptacle for an end of the male member of the conductive structure. One or both of the male and female members may also be configured to limit the insertion of the male member into the receptacle of the female member. The members of the conductive structure may be preformed structures which are attached to a surface of a semiconductor device or other substrate.Type: GrantFiled: June 8, 2000Date of Patent: July 7, 2009Assignee: Micron Technology, Inc.Inventors: Vernon M. Williams, Ford B. Grigg, Bret K. Street
-
Patent number: 7550372Abstract: A method of fabricating conductive lines is described. A substrate having a polysilicon layer thereon is provided. A mask layer having an opening that exposes the polysilicon layer is formed on the polysilicon layer. Then, spacers are formed on the sidewalls of the mask layer. Using the mask layer and the spacers as a mask, a portion of the polysilicon layer is removed until the substrate is exposed. After that, an insulating layer that completely fills the opening is formed over the substrate. The insulating layer has an etching selectivity different from the mask layer. Thereafter, the mask layer is removed to expose the polysilicon layer and then a metal silicide layer is formed on the upper surface of the polysilicon layer.Type: GrantFiled: August 29, 2005Date of Patent: June 23, 2009Assignee: Powerchip Semiconductor Corp.Inventors: Su-Yuan Chang, Min-San Huang, Hann-Jye Hsu
-
Patent number: 7537994Abstract: Embodiments disclosed herein include methods in which a pair of openings are formed into semiconductor material, with the openings being spaced from one another by a segment of the semiconductor material. Liners are formed along sidewalls of the openings, and then semiconductor material is isotropically etched from bottoms of the openings to merge the openings and thereby completely undercut the segment of semiconductor material. Embodiments disclosed herein may be utilized in forming SOI constructions, and in forming field effect transistors having transistor gates entirely surrounding channel regions. Embodiments disclosed herein also include semiconductor constructions having transistor gates surrounding channel regions, as well as constructions in which insulative material entirely separates an upper semiconductor material from a lower semiconductor material.Type: GrantFiled: August 28, 2006Date of Patent: May 26, 2009Assignee: Micron Technology, Inc.Inventors: Ted Taylor, Xiawan Yang
-
Patent number: 7531405Abstract: A polycrystalline dielectric layer is formed wherein the dielectric layer comprises a first dielectric material containing an oxide or nitride and a second material contributing to less than 1% in weight to the dielectric layer, forming a non-conductive oxide or nitride having an enthalpy lower than the enthalpy of the first dielectric material such that a leakage current along grain boundaries of the first dielectric material is reduced.Type: GrantFiled: February 28, 2005Date of Patent: May 12, 2009Assignee: Qimonds AGInventors: Andreas Spitzer, Elke Erben
-
Patent number: 7531404Abstract: A method of forming a transistor gate stack having an annealed gate dielectric layer begins by providing a substrate that includes a first and second spacer separated by a trench. A conformal high-k gate dielectric layer is deposited on the substrate and within the trench with a thickness that ranges from 3 ? to 60 ?. Next, a capping layer is deposited on the high-k gate dielectric layer that substantially fills the trench and covers the high-k gate dielectric layer. The high-k gate dielectric layer is then annealed at a temperature that is greater than or equal to 600° C. The capping layer is removed to expose an annealed high-k gate dielectric layer. A metal layer is then deposited on the annealed high-k gate dielectric layer. A CMP process may be used to remove excess material and complete formation of the transistor gate stack.Type: GrantFiled: August 30, 2005Date of Patent: May 12, 2009Assignee: Intel CorporationInventors: Sangwoo Pae, Jose Maiz, Justin Brask, Gilbert Dewey, Jack Kavalieros, Robert Chau, Suman Datta
-
Patent number: 7521276Abstract: A method of making chip assemblies includes providing an in-process assembly including a semiconductor wafer, a wafer compliant structure overlying a front surface of the wafer and cavities, and terminals carried on the compliant structure adjacent the cavities and electrically connected to the wafer, the cavities being substantially sealed. The method includes subdividing the in-process assembly to form individual chip assemblies, each including one or more chip regions of the wafer, a portion of the compliant structure and the terminals carried on the portion, and opening vents communicating with said cavities after said providing step.Type: GrantFiled: December 20, 2006Date of Patent: April 21, 2009Assignee: Tessera, Inc.Inventors: Michael J. Nystrom, Belgacem Haba, Giles Humpston
-
Patent number: 7521724Abstract: A light emitting diode (LED) package and process of making the same includes a silicon-on-insulator (SOI) substrate that is composed of two silicon based materials and an insulation layer interposed therebetween. The two silicon based materials of silicon-on-insulator substrate are etched to form a reflective cavity and an insulation trench, respectively, for dividing the silicon-on-insulator substrate into contact surfaces of positive and negative electrodes. A plurality of metal lines are then formed to electrically connect the two silicon based materials such that the LED chip can be mounted on the reflective cavity and electrically connected to the corresponding electrodes of the silicon-on-insulator substrate by the metal lines. Thus the properties of heat resistance and heat dispersal can be improved and the process can be simplified.Type: GrantFiled: June 8, 2005Date of Patent: April 21, 2009Assignee: Industrial Technology Research InstituteInventors: Ming-Hung Chen, Shih-Yi Wen, Wu-Cheng Kuo, Bing-Ru Chen, Jui-Ping Weng, Hsiao-Wen Lee
-
Patent number: 7518233Abstract: A sealing structure for multi-chip modules stable in cooling performance and excelling in sealing reliability is to be provided. The under face of a frame 5 compatible with a wiring board 1 in thermal expansion rate is fixed with solder 8 to the face of the wiring board 1 for mounting semiconductor devices 2; a rubber O-ring 15 is placed between the upper face of the frame 5 and the under face of the circumference of an air-cooled: heat sink 7; the plastic member 6 making possible relative sliding is placed between the upper face of the circumference of the heat sink 7 and the upper frame 10; the upper face of a plastic member 6 is restrained with the inside middle stage of an upper frame 10; and the lower part of the upper frame 10 and the frame 5 are fastened together with bolts 9.Type: GrantFiled: June 9, 2000Date of Patent: April 14, 2009Assignees: Hitachi, Ltd., Hitachi Information Technology Co., Ltd.Inventors: Kouichi Takahashi, Kenichi Kasai, Takahiro Daikoku, Takayuki Uda, Toshitada Netsu, Takeshi Yamaguchi, Takahiko Matsushita, Osamu Maruyama
-
Patent number: 7514779Abstract: Mesh holes 35a and 59a of upper solid layers 35 and upper solid layers 59 are formed to overlie on one another, so that the insulating properties of interlayer resin insulating layers 50 are not lowered. Here, the diameter of each mesh hole is preferably 75 to 300 ?m. The reason is as follows. If the diameter of the mesh hole is less than 75 ?m, it is difficult to overlay the upper and lower mesh holes on one another. If the diameter exceeds 300 ?m, the insulating properties of the interlayer resin insulating layers deteriorate. In addition, the distance between the mesh holes is preferably 100 to 2000 ?m. The reason is as follows. If the distance is less than 100 ?m, the solid layer cannot function. If the distance exceeds 2000 ?m, the deterioration of the insulating properties of the interlayer resin insulating film occurs.Type: GrantFiled: December 31, 2002Date of Patent: April 7, 2009Assignee: Ibiden Co., Ltd.Inventors: Naohiro Hirose, Honjin En
-
Patent number: 7504699Abstract: A method of forming an air gap or gaps within solid structures and specifically semiconductor structures to reduce capacitive coupling between electrical elements such as metal lines, wherein a norbornene-type polymer is used as a sacrificial material to occupy a closed interior volume in a semiconductor structure. The sacrificial material is caused to decompose into one or more gaseous decomposition products which are removed, preferably by diffusion, through an overcoat layer. The decomposition of the sacrificial material leaves an air gap or gaps at the closed interior volume previously occupied by the norbornene-type polymer. The air gaps may be disposed between electrical leads to minimize capacitive coupling therebetween.Type: GrantFiled: November 21, 2000Date of Patent: March 17, 2009Assignee: George Tech Research CorporationInventors: Paul A. Kohl, Qiang Zhao, Sue Ann Bidstrup Allen
-
Patent number: 7498678Abstract: High yield, high reliability, flip-chip integrated circuit (IC) packages are achieved utilizing a combination of heat and pressure to bond flip-chip die and to cure no-flow underfill material. The underfill comprises a filler or low coefficient of thermal expansion (CTE) material to decrease CTE of the cured underfill. The filler material can be selected from the group comprising silica, silicon oxide, silicon dioxide, silicon nitride, aluminum oxide, aluminum nitride, or a mixture thereof. The filler material may also increase the viscosity of the uncured underfill and/or increase the modulus of elasticity of the cured underfill. In some method embodiments, a thermocompression bonder is used to simultaneously provide solder bump reflow and underfill curing. Application of various methods to a component package, an electronic assembly, and an electronic system are also described.Type: GrantFiled: August 16, 2007Date of Patent: March 3, 2009Assignee: Intel CorporationInventors: Carlos A. Gonzalez, Song-Hua Shi, Milan Djukic
-
Patent number: 7495264Abstract: A semiconductor device has a substrate and a dielectric film formed directly or indirectly on the substrate. The dielectric film contains a metal silicate film, and a silicon concentration in the metal silicate film is lower in a center portion in the film thickness direction than in an upper portion and in a lower portion.Type: GrantFiled: December 7, 2006Date of Patent: February 24, 2009Assignee: NEC CorporationInventors: Heiji Watanabe, Haruhiko Ono, Nobuyuki Ikarashi
-
Patent number: 7494909Abstract: Provided are a chip, a chip stack, and a method of manufacturing the same. A plurality of chips which each include: at least one pad formed on a wafer; and a metal layer which protrudes up to a predetermined thickness from the bottom of the wafer and is formed in a via hole exposing the bottom of the pad are stacked such that the pad and the metal layer of adjacent chips are bonded. This leads to a simplified manufacturing process, high chip performance and a small footprint for a chip stack.Type: GrantFiled: August 3, 2006Date of Patent: February 24, 2009Assignee: Electronics and Telecommunications Research InstituteInventors: Chull Won Ju, Byoung Gue Min, Seong Il Kim, Jong Min Lee, Kyung Ho Lee, Young Il Kang
-
Patent number: 7485909Abstract: A semiconductor device includes a semiconductor substrate formed with a trench having a sidewall including a middle point. The trench includes a first part extending from a surface of the semiconductor substrate to the middle point of the trench and having a diameter that is gradually reduced as the first part extends deeper from the surface of the semiconductor substrate to the middle point of the trench. The trench includes a second part that is deeper than the middle point of the sidewall and that has a larger diameter than the middle point of the sidewall. An electrically conductive film is formed in an interior of the trench so as to be located lower than the middle point of the sidewall, the conductive film having a planarized upper surface, and a collar insulating film is formed on the conductive film and the sidewall of the trench so as to extend through the middle point of the sidewall along the sidewall.Type: GrantFiled: May 15, 2006Date of Patent: February 3, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Takanori Matsumoto, Masahito Shinohe
-
Patent number: 7485489Abstract: A circuit with embedding components (13) is produced by placing the components (13) on a substrate (14) and applying sheets (15) of prepreg. The prepreg sheets (15) have apertures to accommodate the -components, the number of sheets and arrangement of apertures being chosen to accommodate a variety of component X, Y and Z dimensions. A top layer with Cu foil (16(b)) is applied. The assembly is pressed in an operation analogous to conventional multilayer board lamination pressing. This causes all of the prepreg resin to flow to completely embed the components without raids or damage. Electrical connections are made by drilling and plating vias.Type: GrantFiled: December 16, 2004Date of Patent: February 3, 2009Inventor: Sten Björbell
-
Patent number: 7485951Abstract: An IC die and a flexible circuit structure are integrated into a lower stack element that can be stacked with either further integrated lower stack element iterations or with pre-packaged ICs in any of a variety of package types. The present invention may be employed to stack similar or dissimilar integrated circuits and may be used to create modularized systems. In a preferred embodiment, a die is positioned above the surface of portions of a pair of flex circuits. Connection is made between the die and the flex circuitry. A protective layer such as a molded plastic, for example, is formed to protect the flex-connected die and its connection to the flex. Connective elements are placed along the flex circuitry to create an array of module contacts along the second side of the flex circuitry. The flex circuitry is positioned above the body-protected die to create an integrated lower stack element.Type: GrantFiled: May 9, 2003Date of Patent: February 3, 2009Assignee: Entorian Technologies, LPInventors: David L. Roper, Curtis Hart, James Wilder, Phill Bradley, James G. Cady, Jeff Buchle, James Douglas Wehrly, Jr.
-
Patent number: 7476967Abstract: Embodiments of a composite carbon nanotube structure comprising a number of carbon nanotubes disposed in a matrix comprised of a metal or a metal oxide. The composite carbon nanotube structures may be used as a thermal interface device in a packaged integrated circuit device.Type: GrantFiled: February 22, 2006Date of Patent: January 13, 2009Assignee: Intel CorporationInventor: Valery M. Dubin
-
Patent number: 7462927Abstract: A pattern film forming method includes a step of producing a transfer sheet in which a thin film is formed on a surface of a sheet-shaped material and a step of pressing the thin film against a pattern film formation surface of the substrate with a pressing member having convex portions corresponding to the pattern film from a reverse surface of the transfer sheet opposite to the thin film or a reverse surface of the substrate opposite to the pattern film formation surface to transfer the thin film to the substrate. A pattern film forming apparatus includes a sheet supply device, a pressing device and a substrate transport device. A high-definition pattern film having a desired pattern and a sharp edge can be formed with high productivity.Type: GrantFiled: January 14, 2005Date of Patent: December 9, 2008Assignee: FUJIFILM CorporationInventors: Jun Fujinawa, Junji Nakada, Norio Shibata, Takashi Kataoka
-
Patent number: 7459761Abstract: The present invention extends the above referenced continuation-in-part application by in addition creating high quality electrical components, such as inductors, capacitors or resistors, on a layer of passivation or on the surface of a thick layer of polymer. In addition, the process of the invention provides a method for mounting discrete electrical components at a significant distance removed from the underlying silicon surface.Type: GrantFiled: March 29, 2005Date of Patent: December 2, 2008Assignee: Megica CorporationInventor: Mou-Shiung Lin