Patents Examined by Jarrett J. Stark
-
Patent number: 10903316Abstract: The present disclosure relates to semiconductor structures and, more particularly, to radio frequency (RF) switches with airgap structures and methods of manufacture. The structure includes a substrate with at least one airgap structure formed in a well region under at least one gate structure, and which extends to a junction formed by a source/drain region of the at least one gate structure.Type: GrantFiled: September 19, 2019Date of Patent: January 26, 2021Assignee: GLOBALFOUNDRIES INC.Inventors: Anthony K. Stamper, Steven M. Shank, John J. Ellis-Monaghan, Siva P. Adusumilli
-
Patent number: 10892434Abstract: A light-emitting electrochemical cell comprising a first electrode, a second electrode, and at least one light-emitting active material comprising a combination of an electrolyte, a first constituent comprising a host compound and a second constituent comprising a guest compound. A quotient between a difference in LUMO energy level between the first and second constituent, Etrapn, and a difference in HOMO energy level between the second and first constituent, Etrapp, is 1/10 to 10, a quotient between an electron mobility and a hole mobility on the first constituent is 1/100 to 100, a quotient between a number of ions of the electrolyte and a number of molecules or repeat units of the second constituent is ? to 5, and a LUMO energy level of the electrolyte is higher than the LUMO energy level of the first constituent and a HOMO energy level of the electrolyte is lower than the HOMO energy level of the first constituent.Type: GrantFiled: January 18, 2017Date of Patent: January 12, 2021Assignee: LUNALEC ABInventors: Ludvig Edman, Martijn Kemerink, Andreas Sandstrom, Shi Tang
-
Patent number: 10883700Abstract: A lens includes a cover part and a light-shielding part. The cover part includes a lens part, a connection part, and a flange part which are formed of a thermosetting first resin and continuous to one another. The light-shielding part covers an outer lateral side of the connection part and is formed of a second resin having a greater light-absorptance or a greater light-reflectance than the first resin.Type: GrantFiled: August 30, 2019Date of Patent: January 5, 2021Assignee: NICHIA CORPORATIONInventors: Tsuyoshi Okahisa, Toshiyuki Fujii
-
Patent number: 10854724Abstract: A method and structure for providing a GAA device. In some embodiments, a substrate including an insulating layer disposed thereon is provided. By way of example, a first metal portion is formed within the insulating layer. In various embodiments, a first lateral surface of the first metal portion is exposed. After exposure of the first lateral surface of the first metal portion, a first graphene layer is formed on the exposed first lateral surface. In some embodiments, the first graphene layer defines a first vertical plane parallel to the exposed first lateral surface. Thereafter, in some embodiments, a first nanobar is formed on the first graphene layer, where the first nanobar extends in a first direction normal to the first vertical plane defined by the first graphene layer.Type: GrantFiled: November 19, 2018Date of Patent: December 1, 2020Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Che-Wei Yang, Chi-Wen Liu, Hao-Hsiung Lin, Ling-Yen Yeh
-
Patent number: 10852716Abstract: In certain embodiments, a control/optimization system includes an instantiated model object stored in memory on a model server. The model object includes a model of a plant or process being controlled. The model object comprises an interface that precludes the transmission of proprietary information via the interface. The control/optimization system also includes a decision engine software module stored in memory on a decision support server. The decision engine software module is configured to request information from the model object through a communication network via a communication protocol that precludes the transmission of proprietary information, and to receive the requested information from the model object through the communication network via the communication protocol.Type: GrantFiled: June 20, 2019Date of Patent: December 1, 2020Assignee: Rockwell Automation Technologies, Inc.Inventors: Bijan Sayyarrodsari, Kadir Liano, Alexander B. Smith
-
Patent number: 10854591Abstract: A semiconductor device includes a series of metal routing layers and a complementary pair of planar field-effect transistors (FETs) on an upper metal routing layer of the metal routing layers. The upper metal routing layer is M3 or higher. Each of the FETs includes a channel region of a crystalline material. The crystalline material may include polycrystalline silicon. The upper metal routing layer M3 or higher may include cobalt.Type: GrantFiled: February 24, 2017Date of Patent: December 1, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Wei-E Wang, Titash Rakshit, Borna J. Obradovic, Chris Bowen, Mark S. Rodder
-
Patent number: 10847652Abstract: A semiconductor structure is disclosed. The semiconductor structure includes: a substrate of a first conductivity; a first region of the first conductivity formed in the substrate; a second region of the first conductivity formed in the first region, wherein the second region has a higher doping density than the first region; a source region of a second conductivity formed in the second region; a drain region of the second conductivity formed in the substrate; a pickup region of the first conductivity formed in the second region and adjacent to the source region; and a resist protective oxide (RPO) layer formed on a top surface of the second region. An associated fabricating method is also disclosed.Type: GrantFiled: November 16, 2017Date of Patent: November 24, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Chen-Liang Chu, Ta-Yuan Kung, Ker-Hsiao Huo, Yi-Huan Chen
-
Patent number: 10840197Abstract: A package structure includes a first redistribution circuit structure, a second redistribution circuit structure, a semiconductor die, a waveguide structure, and an antenna. The semiconductor die is sandwiched between and electrically coupled to the first redistribution circuit structure and the second redistribution circuit structure. The waveguide structure is located aside and electrically coupled to the semiconductor die, wherein the waveguide structure includes a part of the first redistribution circuit structure, a part of the second redistribution circuit structure and a plurality of first through vias each connecting to the part of the first redistribution circuit structure and the part of the second redistribution circuit structure. The antenna is located on the semiconductor die, wherein the second redistribution circuit structure is sandwiched between the antenna and the semiconductor die, and the antenna is electrically communicated with the semiconductor die through the waveguide structure.Type: GrantFiled: November 20, 2018Date of Patent: November 17, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Sen-Kuei Hsu, Hsin-Yu Pan
-
Patent number: 10811588Abstract: Devices and methods that can facilitate vertical dispersive readout of qubits of a lattice surface code architecture are provided. According to an embodiment, a device can comprise a first substrate that can have a first side and a second side that can be opposite the first side. The first substrate can comprise a read pad that can be located on the first side and a readout resonator that can be located on the second side. The device can further comprise a second substrate that can be connected to the first substrate. The second substrate can comprise a qubit. In some embodiments, the device can further comprise a recess that can be located on the first side of the first substrate. The recess can comprise the read pad.Type: GrantFiled: August 6, 2018Date of Patent: October 20, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Salvatore Bernardo Olivadese, Patryk Gumann, Jay M. Gambetta
-
Patent number: 10811456Abstract: An imaging apparatus and a manufacturing method which enables sensitivity of the imaging apparatus using infrared rays to be improved.Type: GrantFiled: March 11, 2019Date of Patent: October 20, 2020Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Shunsuke Maruyama, Takeshi Yanagita
-
Patent number: 10804149Abstract: A method includes forming a bottom source/drain contact plug in a bottom inter-layer dielectric. The bottom source/drain contact plug is electrically coupled to a source/drain region of a transistor. The method further includes forming an inter-layer dielectric overlying the bottom source/drain contact plug. A source/drain contact opening is formed in the inter-layer dielectric, with the bottom source/drain contact plug exposed through the source/drain contact opening. A dielectric spacer layer is formed to have a first portion extending into the source/drain contact opening and a second portion over the inter-layer dielectric. An anisotropic etching is performed on the dielectric spacer layer, and a remaining vertical portion of the dielectric spacer layer forms a source/drain contact spacer. The remaining portion of the source/drain contact opening is filled to form an upper source/drain contact plug.Type: GrantFiled: July 25, 2018Date of Patent: October 13, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yi-Tsang Hsieh, Cha-Hsin Chao, Yi-Wei Chiu, Li-Te Hsu, Ying Ting Hsia
-
Patent number: 10804243Abstract: Memory packages, memory modules, and circuit boards are described. In an embodiment, single channel memory packages are mounted on opposite sides of a circuit board designed with a first side also designed to accept dual channel memory packages. Alternatively, dual channel memory packages may be mounted on a first side of a circuit board that is also designed to accept single channel packages on opposite sides.Type: GrantFiled: January 9, 2019Date of Patent: October 13, 2020Assignee: Apple Inc.Inventors: James D. Kelly, William H. Radke, Steven J. Sfarzo
-
Patent number: 10797002Abstract: Sputtering systems and methods for packaging applications. In some embodiments, a method for processing a plurality of packaged devices can include forming or providing a first assembly having a stencil and a two-sided adhesive member attached to a first side of the stencil, with the stencil having a plurality of openings, and the two-sided adhesive member having a plurality of openings corresponding to the openings of the stencil. The method can further include attaching the first assembly to a ring to provide a second assembly, with the ring being dimensioned to facilitate a deposition process. The method can further include loading a plurality of packaged devices onto the second assembly such that each packaged device is held by the two-sided adhesive member of the first assembly and a portion of each packaged device extends into the corresponding opening of the two-sided adhesive member.Type: GrantFiled: January 31, 2017Date of Patent: October 6, 2020Assignee: Skyworks Solutions, Inc.Inventors: Hoang Mong Nguyen, Matthew Sean Read
-
Patent number: 10797048Abstract: In a method of manufacturing a semiconductor device, first and second gate structures are formed. The first (second) gate structure includes a first (second) gate electrode layer and first (second) sidewall spacers disposed on both side faces of the first (second) gate electrode layer. The first and second gate electrode layers are recessed and the first and second sidewall spacers are recessed, thereby forming a first space and a second space over the recessed first and second gate electrode layers and first and second sidewall spacers, respectively. First and second protective layers are formed in the first and second spaces, respectively. First and second etch-stop layers are formed on the first and second protective layers, respectively. A first depth of the first space above the first side wall spacers is different from a second depth of the first space above the first gate electrode layer.Type: GrantFiled: January 12, 2018Date of Patent: October 6, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Hsiang-Ku Shen, Chih Wei Lu, Janet Chen, Jeng-Ya David Yeh
-
Patent number: 10790235Abstract: An integrated fan-out package including a die attach film, an integrated circuit component, an insulating encapsulation, and a redistribution circuit structure is provided. The integrated circuit component is disposed on the die attach film and includes a plurality of conductive terminals. The die attach film includes an uplifted edge which raises toward sidewalls of the integrated circuit component. The insulating encapsulation encapsulates the uplifted edge and the integrated circuit component. The redistribution circuit structure is disposed on the integrated circuit component and the insulating encapsulation, and the redistribution circuit structure is electrically connected to the conductive terminals of the integrated circuit component. A method of fabricating the integrated fan-out package are also provided.Type: GrantFiled: December 28, 2018Date of Patent: September 29, 2020Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Ming-Yen Chiu, Ching-Fu Chang, Hsin-Chieh Huang
-
Patent number: 10790393Abstract: FinFET devices comprising multilayer gate spacers are provided, as well as methods for fabricating FinFET devices in which multilayer gate spacers are utilized to prevent or otherwise minimize the erosion of vertical semiconductor fins when forming the gate spacers. For example, a method for fabricating a semiconductor device comprises forming a dummy gate structure over a portion of a vertical semiconductor fin of a FinFET device, and forming a multilayer gate spacer on the dummy gate structure. The multilayer gate spacer comprises a first dielectric layer and a second dielectric layer, wherein the first dielectric layer has etch selectivity with respect to the vertical semiconductor fin and the second dielectric layer. In one embodiment, the first dielectric layer comprises silicon oxycarbonitride (SiOCN) and the second dielectric layer comprises silicon boron carbon nitride (SiBCN).Type: GrantFiled: February 5, 2019Date of Patent: September 29, 2020Assignee: International Business Machines CorporationInventors: Andrew M. Greene, Hong He, Sivananda K. Kanakasabapathy, Gauri Karve, Eric R. Miller, Pietro Montanini
-
Patent number: 10784357Abstract: A method of forming a gate structure, including forming one or more vertical fins on a substrate; forming a bottom spacer on the substrate surface adjacent to the one or more vertical fins; forming a gate structure on at least a portion of the sidewalls of the one or more vertical fins; forming a gauge layer on at least a portion of the bottom spacer, wherein the gauge layer covers at least a portion of the gate structure on the sidewalls of the one or more vertical fins; and removing a portion of the gauge layer on the bottom spacer.Type: GrantFiled: July 17, 2018Date of Patent: September 22, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kangguo Cheng, Ruilong Xie, Tenko Yamashita, Chun-Chen Yeh
-
Patent number: 10773381Abstract: A device includes communication circuitry configured to receive a message indicating an observation of an agent device. The device further includes a processor coupled to the communication circuitry and a memory. The memory stores instructions that are executable by the processor to cause the processor to perform operations. The operations include accessing a blockchain data structure. The blockchain data structure includes one or more blocks including data descriptive of observations of a plurality of agent devices, where the plurality of agent devices including the agent device. The operations also include determining, based on one or more blocks of the blockchain data structure, a behavior of the agent device. The operations also include determine whether the behavior satisfies a behavior criterion associated with the agent device.Type: GrantFiled: November 30, 2017Date of Patent: September 15, 2020Assignee: SKYGRID, LLCInventors: Syed Mohammad Amir Husain, Syed Mohammad Ali, Taylor Schmidt
-
Patent number: 10777648Abstract: A bipolar junction transistor includes a collector having a first surface on a first level and a second surface on a second level. A base is formed on the second level of the collector, and an emitter is formed on the base. A dielectric liner is formed on vertical sidewalls of the collector, the base and the emitter and over the first surface. A conductive region is formed adjacent to the base in the dielectric liner. A base contact is formed along one of the vertical sidewalls to connect to the base through the conductive region.Type: GrantFiled: August 9, 2019Date of Patent: September 15, 2020Assignee: International Business Machines CorporationInventors: Choonghyun Lee, Seyoung Kim, Injo Ok, Soon-Cheon Seo
-
Patent number: 10770570Abstract: A finFET device and methods of forming a finFET device are provided. The method includes depositing a dummy gate over and along sidewalls of a fin extending upwards from a semiconductor substrate, forming a first gate spacer along a sidewall of the dummy gate, and plasma-doping the first gate spacer with carbon to form a carbon-doped gate spacer. The method further includes forming a source/drain region adjacent a channel region of the fin and diffusing carbon from the carbon-doped gate spacer into a first region of the fin to provide a first carbon-doped region. The first carbon-doped region is disposed between at least a portion of the source/drain region and the channel region of the fin.Type: GrantFiled: October 29, 2018Date of Patent: September 8, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Chang Lin, Chun-Feng Nieh, Huicheng Chang, Wei-Ting Chien, Chih-Pin Tsao, Hou-Ju Li, Tien-Shun Chang