Patents Examined by Jean B. Jeanglaude
-
Patent number: 10790847Abstract: Apparatus and associated methods relate to unit circuits that having a number of capacitors and/or buffers controlled by two different control signals, capacitors and/or buffers that receiving, through routing, a same control signal from a control circuit are physically placed adjacent without crossing routings that connects capacitors and/or buffers controlled by a different control signal. In an illustrative example, a first capacitor may be configured to receive a first control signal through an inverting buffer, and a second capacitor may be configured to receive the first control signal through a non-inverting buffer, the inverting buffer and the non-inverting buffer may be provided by an integrated buffer structure. By arranging the physical positions of the capacitors and/or buffers, wire capacitances of the unit circuit may be advantageously reduced.Type: GrantFiled: July 30, 2019Date of Patent: September 29, 2020Assignee: XILINX, INC.Inventor: Pedro W. Neto
-
Patent number: 10790851Abstract: A ?? modulator includes: an integrator having an operational amplifier and an integral capacitor; a quantizer outputting a quantization result; a D/A converter connected to a first input terminal of the operational amplifier through a first control switch, and subtracting an electric charge based on the quantization result from an electric charge stored in the integral capacitor to perform feedback of the quantization result to the integrator; a control circuit outputting a digital output value; and a sampling capacitor being connected to the first input terminal through a second control switch. The second control switch switches on and off an electrical connection between the sampling capacitor and the intermediate point between the integral capacitor and first input terminal, and plural feedbacks of the quantization results are performed per one sampling cycle.Type: GrantFiled: August 7, 2019Date of Patent: September 29, 2020Assignee: DENSO CORPORATIONInventor: Tomohiro Nezuka
-
Patent number: 10790843Abstract: An analog-to-digital converter (ADC) device includes capacitor arrays, successive approximation register (SAR) circuitries, and noise shaping circuitries. The capacitor arrays sample an input signal by turns, in order to provide a sampled input signal. The SAR circuitries perform an analog-to-digital conversion by turns according to a combination of the sampled input signal, a first residue signal, and a second residue signal, in order to generate digital outputs. The noise shaping circuitries receive a corresponding residue signal of the first residue signal the second residue signal in response to the analog-to-digital conversion, and to shape and transmit the corresponding residue signal to the SAR circuitries.Type: GrantFiled: November 1, 2019Date of Patent: September 29, 2020Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventor: Shih-Hsiung Huang
-
Patent number: 10790846Abstract: A successive approximation register analog-to-digital converter including a first capacitor group, a second capacitor group and a control circuit is provided. Each of the first and second capacitor groups includes a plurality of capacitors coupled to a common node. In a sampling mode, the control circuit provides an analog signal to the first capacitor group and provides a first voltage to the common node and the second capacitor group. In a sampling mode, the control circuit stops providing the first voltage to the common node and provides a second voltage to the second capacitor group. In a data converting mode, the control circuit reads voltage values of the capacitors of the first capacitor group in sequence. Each when the voltage of at least one specific capacitor in the first capacitor group is read, one capacitor of the second capacitor group is electrically floated.Type: GrantFiled: August 6, 2019Date of Patent: September 29, 2020Assignee: NUVOTON TECHNOLOGY CORPORATIONInventors: Szu-Wei Chang, Che-Hao Chiang, Tu-Hsiu Wang
-
Patent number: 10784564Abstract: An antenna-integrated radio frequency (RF) module includes a multilayer substrate disposed between an integrated chip (IC) and patch antennas, signal vias, and ground members. The IC is configured to generate RF signals. The signal vias are configured to connect and transmit/receive the RF signals from each of the patch antennas to the IC. The ground members are disposed on an outer surface layer and intermediate surface layers of the multilayer substrate to surround each of the patch antennas and the signal vias.Type: GrantFiled: November 25, 2019Date of Patent: September 22, 2020Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Hong In Kim, Thomas A. Kim, Ho Kyung Kang
-
Patent number: 10784879Abstract: A circuit arrangement includes charge stores logically arranged in an array configuration having logical columns of charge stores including at least first, second, third and fourth columns of charge stores. A control circuit is configured to control a switching network operably coupled to the charge stores, and to affect a first circuit configuration in a first time segment and a second circuit configuration in a second time segment, the circuit configurations being different from one another. In the first circuit configuration, the first and third columns of charge stores receive a first polarity component of a differential signal, and the second and fourth columns of charge stores receive a second polarity component of the differential signal. In the second circuit configuration, the first and second columns of charge stores receive the first polarity component, and the third and fourth columns of charge stores receive the second polarity component.Type: GrantFiled: November 4, 2019Date of Patent: September 22, 2020Assignee: Infineon Technologies AGInventor: Dieter Draxelmayr
-
Patent number: 10778242Abstract: An analog-to-digital converter (ADC) device includes capacitor arrays, a successive approximation register (SAR) circuitry, and a switching circuitry. When a first capacitor array of the capacitor arrays samples an input signal in a first phase, a second capacitor array of the capacitor arrays outputs the input signal sampled in a second phase as a sampled input signal. The SAR circuitry performs an analog-to-digital conversion on a combination of the sampled input signal and a residue signal generated in the second phase according to a conversion clock signal, in order to generate a digital output. The switching circuitry includes a first capacitor that stores the residue signal generated in the second phase. The switching circuitry couples the second capacitor array and the first capacitor to an input terminal of the SAR circuitry, in order to provide the combination of the sampled input signal and the residue signal.Type: GrantFiled: July 29, 2019Date of Patent: September 15, 2020Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventor: Shih-Hsiung Huang
-
Patent number: 10771077Abstract: A voltage-mode digital-to-analog converter (DAC) includes multiple bit processing circuits to generate an output voltage responsive to a binary input. Each of the multiple bit processing circuits includes a first switch circuit and a second switch circuit. The first switch circuit is to selectively couple one of multiple reference voltages to a first output load in response to receiving a first input bit during a first bit time. The first output load has a value proportional to d. The second switch circuit is to selectively couple one of the multiple reference voltages to a second output load in response to receiving a second input bit during a second bit time. The second output load has a value corresponding to the first output load. The first and second output loads are disposed in parallel, and serially couple to a third output load having a value proportional to (1-d).Type: GrantFiled: March 15, 2019Date of Patent: September 8, 2020Assignee: Marvell Asia Pte., LTDInventor: Joseph Briaire
-
Patent number: 10769065Abstract: Systems, apparatuses, and methods for efficiently moving data for storage and processing a compression unit within a processor includes multiple hardware lanes, selects two or more input words to compress, and for assigns them to two or more of the multiple hardware lanes. As each assigned input word is processed, each word is compared to an entry of a plurality of entries of a table. If it is determined that each of the assigned input words indexes the same entry of the table, the hardware lane with the oldest input word generates a single read request for the table entry and the hardware lane with the youngest input word generates a single write request for updating the table entry upon completing compression. Each hardware lane generates a compressed packet based on its assigned input word.Type: GrantFiled: June 10, 2019Date of Patent: September 8, 2020Assignee: Apple Inc.Inventors: Ali Sazegari, Charles E. Tucker, Jeffry E. Gonion, Gerard R. Williams, III, Chris Cheng-Chieh Lee
-
Patent number: 10771076Abstract: A measuring device with jitter compensation is provided. The measuring device including at least one analog-to-digital converter, a clock source, and at least one phase shifter. In this context, the at least one phase shifter is configured to receive a clock signal from the clock source and to adjust the respective phase.Type: GrantFiled: March 27, 2019Date of Patent: September 8, 2020Assignee: ROHDE & SCHWARZ GMBH & CO. KGInventors: Gregor Feldhaus, Alexander Roth
-
Patent number: 10771090Abstract: A highly programmable data processing unit includes multiple processing units for processing streams of information, such as network packets or storage packets. The data processing unit includes one or more specialized hardware accelerators configured to perform acceleration for various data-processing functions. The data processing unit is configured to retrieve speculative probability values for range coding a plurality of bits with a single read instruction to an on-chip memory that stores a table of probability values. The data processing unit is configured to store state information used for context-coding packets of a data stream so that the state information is available after switching between data streams.Type: GrantFiled: December 12, 2019Date of Patent: September 8, 2020Assignee: Fungible, Inc.Inventors: Rajan Goyal, Satyanarayana Lakshmipathi Billa, Gurumani Senthil Nayakam
-
Patent number: 10763883Abstract: A digital-to-analog conversion circuit (DAC) is operable to convert an input digital signal to an output analog signal. The DAC includes a digital signal processing circuit operable to process the input digital signal according to a first transfer function to generate a first processed digital signal and process the digital input signal according to a second transfer function to generate a second processed digital signal. The DAC includes a first unit DAC operable to convert the first processed digital signal to a first intermediate analog signal, and a second unit DAC operable to convert the second processed digital signal to a second intermediate analog signal. The DAC includes switching circuits and a combiner circuit to generate the output analog signal from the intermediate analog signals.Type: GrantFiled: May 29, 2019Date of Patent: September 1, 2020Inventors: Baradwaj Vigraham, Rakesh Kumar Palani, Suman Sah
-
Patent number: 10763877Abstract: An apparatus for determining one or more calibration values of an ADC is configured to receive a first reference signal and a second reference signal and apply to the ADC the following: over a first signal application period, a first ADC input signal including the first reference signal; over a second signal application period, a second ADC input signal having a substantially equal magnitude and an inverse polarity to the first ADC input signal; over a third signal application period, a third ADC input signal including the second reference signal; and over a fourth signal application period, a fourth ADC input signal having a substantially equal magnitude and an inverse polarity to the third ADC input signal. The apparatus is configured to determine the one or more calibration values based, at least in part, on an ADC output signal of the ADC over the four signal application periods.Type: GrantFiled: May 29, 2019Date of Patent: September 1, 2020Assignee: NXP B.V.Inventor: Frederic Darthenay
-
Patent number: 10763894Abstract: Methods and apparatus to parallelize data decompression are disclosed. An example method selecting initial starting positions in a compressed data bitstream; adjusting a first one of the initial starting positions to determine a first adjusted starting position by decoding the bitstream starting at a training position in the bitstream, the decoding including traversing the bitstream from the training position as though first data located at the training position is a valid token; outputting first decoded data generated by decoding a first segment of the bitstream starting from the first adjusted starting position; and merging the first decoded data with second decoded data generated by decoding a second segment of the bitstream, the decoding of the second segment starting from a second position in the bitstream and being performed in parallel with the decoding of the first segment, and the second segment preceding the first segment in the bitstream.Type: GrantFiled: May 3, 2019Date of Patent: September 1, 2020Assignee: Intel CorporationInventors: Vinodh Gopal, James D. Guilford, Sudhir K. Satpathy, Sanu K. Mathew
-
Patent number: 10759055Abstract: An encoder includes a base portion, a scale portion that is provided to be relatively movable or rotatable with respect to the base portion, and has three or more marks which are different from each other, an imaging element that is disposed in the base portion, and images the marks, and an estimation portion that selects at least one reference image from among three or more reference images, performs template matching on a captured image in the imaging element by using the reference image, so as to detect positions of the marks, and estimates a movement state or a rotation state of the scale portion with respect to the base portion, in which the estimation portion predicts a reference image to be used for post-template matching on the basis of a result of pre-template matching, and performs the post-template matching by using the predicted reference image.Type: GrantFiled: September 27, 2018Date of Patent: September 1, 2020Assignee: Seiko Epson CorporationInventors: Takayuki Kondo, Daiki Tokushima
-
Patent number: 10763875Abstract: A switched capacitor circuit includes a first capacitor, a second capacitor, and a switching circuit. The first capacitor is configured to receive a first signal. The second capacitor is configured to receive a second signal. The switching circuit is configured to selectively couple the first capacitor and the second capacitor to an input terminal of a quantizer according to at least one clock signal. In a first configuration of the switching circuit, the first capacitor is configured to store the first signal, and the second capacitor is configured to store the second signal. In a second configuration of the switching circuit, the first capacitor and the second capacitor are stacked in series, in order to transmit a combination of the first signal and the second signal to the input terminal of the quantizer.Type: GrantFiled: July 29, 2019Date of Patent: September 1, 2020Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Shih-Hsiung Huang, Chih-Lung Chen
-
Patent number: 10756750Abstract: A method for arranging a current source array of a DAC and a layout of a common-source current source array are provided in embodiments of the present disclosure for improving linearity and related performance of the DAC. The method includes, determining a number R of rows and a number C of columns of a common-source current source array; dividing the common-source current source array into M sub-arrays; segmenting the DAC to obtain (2X?1) groups of thermometer encoding current sources and Y groups of binary encoding current sources; arranging the (2X?1) groups of the thermometer encoding current sources into the M sub-arrays, arranging Y groups of binary encoding current sources into the M sub-arrays based on a number of binary encoding current sources in each of Y groups; arranging bias current sources evenly into the common-source current source array; and arranging other current sources as dummy cells.Type: GrantFiled: December 10, 2018Date of Patent: August 25, 2020Assignee: BEIJING UNISOC COMMUNICATIONS TECHNOLOGY CO., LTD.Inventors: Te Han, Junshi Qiao, Jiewei Lai
-
Patent number: 10742229Abstract: A system includes an input shuffling circuit and digital-to-analog conversion circuitry. The input shuffling circuit includes a data input, a data output, and a control input. The input shuffling circuit is operable to receive, via the data input, an N-bit binary value, where N is an integer. The input shuffling circuit is operable to route each of the N bits of the N-bit binary word to one or more of M bits of the data output to generate an M-bit value, where M=2N, and the routing is based on a control value applied to the control input. The input shuffling circuit can be configured either in a dynamic element matching (DEM) mode or a regular binary to thermometer mode. The digital-to-analog conversion circuitry is operable to convert the M-bit value to a corresponding analog voltage and/or current. M different values of the control value may result in M different routings of the N bits of the binary word.Type: GrantFiled: May 6, 2019Date of Patent: August 11, 2020Assignee: MAXLINEAR, INC.Inventors: Rakesh Kumar Palani, Suman Sah
-
Patent number: 10742232Abstract: Aspects of dynamic data compression selection are presented. In an example method, as uncompressed data chunks of a data stream are compressed, at least one performance factor affecting selection of one of multiple compression algorithms for the uncompressed data chunks of the data stream may be determined. Each of the multiple compression algorithms may facilitate a different expected compression ratio. One of the multiple compression algorithms may be selected separately for each uncompressed data chunk of the data stream based on the at least one performance factor. Each uncompressed data chunk may be compressed using the selected one of the multiple compression algorithms for the uncompressed data chunk.Type: GrantFiled: October 31, 2019Date of Patent: August 11, 2020Assignee: ORACLE INTERNATIONAL CORPORATIONInventors: Young Jin Nam, Aaron James Dailey, John Forte
-
Patent number: 10735021Abstract: A method for calibrating a multi-bit Delta-Sigma modulator is disclosed herein. The method includes at least one main multi-bit digital-analogue converter in a return loop for generating a return signal subtracted from an input of the modulator. The main converter includes a plurality of elementary source cells at least some of which, referred to as active cells, are associated with the various input bits of the converter for generating the return signal. The output level of these active source cells is adjustable under the action of a matching signal that comes from a calibration circuit receiving an output signal from the modulator at its input. The calibration circuit includes a generator of a calibration sequence.Type: GrantFiled: August 5, 2019Date of Patent: August 4, 2020Assignee: SCALINXInventor: Marie Hervé