Patents Examined by Jonathan Han
-
Patent number: 11973098Abstract: An image sensor module comprises an image sensor having a light sensing area, a cover glass for covering the light sensing area, a dam between the image sensor and the cover glass, which surrounds the light sensing area, and has an outer wall and an inner wall, where a cross-section of the inner wall parallel to the surface of the light sensing area of the image sensor forms a sawtooth pattern and/or, where a cross-section of the inner wall orthogonal to the surface of the light sensing area of the image sensor forms an inclined surface.Type: GrantFiled: October 26, 2022Date of Patent: April 30, 2024Assignee: OmniVision Technologies, Inc.Inventors: Wei-Feng Lin, En-Chi Li, Chi-Chih Huang
-
Patent number: 11973078Abstract: Apparatus and circuits including transistors with different threshold voltages and methods of fabricating the same are disclosed. In one example, a semiconductor structure is disclosed. The semiconductor structure includes: a substrate; an active layer that is formed over the substrate and comprises a plurality of active portions; a polarization modulation layer comprising a plurality of polarization modulation portions each of which is disposed on a corresponding one of the plurality of active portions; and a plurality of transistors each of which comprises a source region, a drain region, and a gate structure formed on a corresponding one of the plurality of polarization modulation portions. The transistors have at least three different threshold voltages.Type: GrantFiled: February 1, 2023Date of Patent: April 30, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Chan-Hong Chern
-
Patent number: 11973032Abstract: Memory bit cells having internal node jumpers are described. In an example, an integrated circuit structure includes a memory bit cell on a substrate. The memory bit cell includes first and second gate lines parallel along a second direction of the substrate. The first and second gate lines have a first pitch along a first direction of the substrate, the first direction perpendicular to the second direction. First, second and third interconnect lines are over the first and second gate lines. The first, second and third interconnect lines are parallel along the second direction of the substrate. The first, second and third interconnect lines have a second pitch along the first direction, where the second pitch is less than the first pitch. One of the first, second and third interconnect lines is an internal node jumper for the memory bit cell.Type: GrantFiled: March 8, 2023Date of Patent: April 30, 2024Assignee: Intel CorporationInventors: Smita Shridharan, Zheng Guo, Eric A. Karl, George Shchupak, Tali Kosinovsky
-
Patent number: 11974509Abstract: A mixed semiconductor-superconductor platform is fabricated in phases. In a masking phase, a dielectric mask is formed on a substrate, such that the dielectric mask leaves one or more regions of the substrate exposed. In a selective area growth phase, a semiconductor material is selectively grown on the substrate in the one or more exposed regions. In a superconductor growth phase, a layer of superconducting material is formed, at least part of which is in direct contact with the selectively grown semiconductor material. The mixed semiconductor-superconductor platform comprises the selectively grown semiconductor material and the superconducting material in direct contact with the selectively grown semiconductor material.Type: GrantFiled: November 10, 2022Date of Patent: April 30, 2024Assignee: Microsoft Technology Licensing, LLCInventor: Peter Krogstrup Jeppesen
-
Patent number: 11966078Abstract: A method of manufacturing an optoelectronic device including a mode converter. The method has the steps of: on a first silicon-on-insulator (SOI) wafer, manufacturing the optoelectronic device; and either: on a second SOI wafer, manufacturing a mode converter; and bonding the mode converter to the first SOI wafer; or bonding a second SOI wafer to the first SOI wafer to form a combined wafer; and etching a mode converter into the combined wafer.Type: GrantFiled: December 9, 2019Date of Patent: April 23, 2024Assignee: Rockley Photonics LimitedInventor: Guomin Yu
-
Patent number: 11961947Abstract: Disclosed herein is a transfer substrate used for manufacturing a display device using a light emitting semiconductor device. The transfer substrate include a base substrate, and a divided unit phosphor structure arranged on the base substrate and transferred onto the light emitting semiconductor device.Type: GrantFiled: June 16, 2021Date of Patent: April 16, 2024Assignee: LG ELECTRONICS INC.Inventor: Hwanjoon Choi
-
Patent number: 11955541Abstract: A semiconductor device includes a substrate, a buffer layer disposed on the substrate, a channel layer disposed on the buffer layer, a barrier layer disposed on the buffer layer, and a passivation layer disposed on the barrier layer. The semiconductor device further includes a device isolation region that extends through the passivation layer, the barrier layer, and at least a portion of the channel layer, and encloses a first device region of the semiconductor device. A damage concentration of the device isolation region varies along a depth direction, and is highest near a junction between the barrier layer and the channel layer.Type: GrantFiled: May 31, 2021Date of Patent: April 9, 2024Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chi-Hsiao Chen, Kai-Lin Lee
-
Patent number: 11948950Abstract: An image acquisition device includes an array of color filters and an array of microlenses over the array of color filters. At least one layer made from an inorganic dielectric material is formed between the array of color filters and the array of microlenses.Type: GrantFiled: April 7, 2021Date of Patent: April 2, 2024Assignee: STMicroelectronics (Crolles 2) SASInventors: Mickael Fourel, Laurent-Luc Chapelon
-
Patent number: 11949030Abstract: Various embodiments of the present disclosure are directed towards an image sensor with a passivation layer for dark current reduction. A device layer overlies a substrate. Further, a cap layer overlies the device layer. The cap and device layers and the substrate are semiconductor materials, and the device layer has a smaller bandgap than the cap layer and the substrate. For example, the cap layer and the substrate may be silicon, whereas the device layer may be or comprise germanium. A photodetector is in the device and cap layers, and the passivation layer overlies the cap layer. The passivation layer comprises a high k dielectric material and induces formation of a dipole moment along a top surface of the cap layer.Type: GrantFiled: March 10, 2021Date of Patent: April 2, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hao Chiang, Eugene I-Chun Chen, Chih-Ming Chen
-
Patent number: 11942496Abstract: A digital image sensor package includes an image sensor substrate and a glass covering. The image sensor substrate carries photodiodes. The glass covering has a bottom surface, a top surface opposite the bottom surface, and a sidewall delimiting a perimeter edge of the glass covering. The glass covering overlies the photodiodes. A surface area of the top surface of the glass covering is greater than a surface area of the bottom surface of the glass covering such that the sidewall is anti-perpendicular to the top and bottom surfaces of the glass.Type: GrantFiled: May 21, 2021Date of Patent: March 26, 2024Assignee: STMicroelectronics Pte LtdInventors: Laurent Herard, David Gani
-
Patent number: 11942551Abstract: A semiconductor device includes a multi-channel active pattern, a plurality of gate structures on the multi-channel active pattern and spaced apart from each other in a first direction, the plurality of gate structures including a gate electrode that extends in a second direction different from the first direction, a source/drain recess between the adjacent gate structures, and a source/drain pattern on the multi-channel active pattern in the source/drain recess, wherein the source/drain pattern includes: a semiconductor liner layer including silicon-germanium and extending along the source/drain recess, a semiconductor filling layer including silicon-germanium on the semiconductor liner layer, and at least one or more semiconductor insertion layers between the semiconductor liner layer and the semiconductor filling layer, and wherein the at least one or more semiconductor insertion layers have a saddle structure.Type: GrantFiled: November 5, 2021Date of Patent: March 26, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Jung Taek Kim, Seok Hoon Kim, Pan Kwi Park, Moon Seung Yang, Seo Jin Jeong, Min-Hee Choi, Ryong Ha
-
Patent number: 11943523Abstract: An image sensor device includes an image sensor, a substrate including first and second pads spaced apart from each other, a first support member on which an optical filter is mounted, a second support member further adjacent to an outer edge of the substrate than the first support member, and an optical device on the optical filter and the image sensor, wherein the image sensor is electrically connected to the first pad, and wherein at least one of the first or second support members is electrically connected to the second pad.Type: GrantFiled: July 29, 2021Date of Patent: March 26, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Insang Song, Hyunjin Kang, Seunghak Lee
-
Patent number: 11935966Abstract: A transistor device includes a first source/drain region and a second source/drain region spaced apart from each other; a channel layer electrically connected to the first and second source/drain regions; a gate insulator layer; a gate electrode isolated from the channel layer by the gate insulator layer; and a UV-attenuating layer disposed on the channel layer to protect the channel layer from characteristic degradation caused by UV light.Type: GrantFiled: April 28, 2021Date of Patent: March 19, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Katherine H. Chiang, Neil Quinn Murray, Ming-Yen Chuang, Chung-Te Lin
-
Patent number: 11935909Abstract: An electronic device includes a first module and a second module stacked upon the first module in a stacking direction. The first module includes a pixel substrate and a counter substrate disposed opposite to each other. The pixel substrate is defined with a plurality of pixels. The second module is disposed at one side of the first module adjacent to the counter substrate and away from the pixel substrate. The second module includes a plurality of micro-photoelectric units and a protection layer. The protection layer stacks upon the micro-photoelectric units and is disposed at one side of the second module away from the first module. Each of the micro-photoelectric units unshields one or more of the pixels in the stacking direction. Each micro-photoelectric unit includes a micro-photoelectric element, and at least one of the micro-photoelectric elements is a sensor element.Type: GrantFiled: January 7, 2021Date of Patent: March 19, 2024Assignee: LG DISPLAY CO., LTD.Inventor: Hsien-Te Chen
-
Patent number: 11937445Abstract: A display panel and a display device, the display panel includes an encapsulation cover plate and a glass substrate, a light emitting unit and a driving circuit layer are arranged between the encapsulation cover plate and the glass substrate, a conductive layer and an encapsulation material layer are overlaid and arranged between the encapsulation region of the encapsulation cover plate and the glass substrate, the conductive layer is provided with a plurality of openings arranged at intervals, and an orthographic projection of the opening on the encapsulation material layer is separated from a midline between an inner edge and an outer edge of the encapsulation material layer.Type: GrantFiled: May 25, 2021Date of Patent: March 19, 2024Assignee: KunShan Go-Visionox Opto-Electronics Co., LtdInventor: Yanqin Song
-
Patent number: 11929439Abstract: A transistor in an embodiment includes an oxide semiconductor layer on a substrate, the oxide semiconductor layer including a first region and a second region, a first gate electrode including a region overlapping the oxide semiconductor layer, the first gate electrode being arranged on a surface of the oxide semiconductor layer opposite to the substrate, a first insulating layer between the first gate electrode and the oxide semiconductor layer, and a first oxide conductive layer and a second oxide conductive layer between the oxide semiconductor layer and the substrate, the first oxide conductive layer and the second oxide conductive layer each including a region in contact with the oxide semiconductor layer.Type: GrantFiled: January 11, 2022Date of Patent: March 12, 2024Assignee: MIKUNI ELECTRON CORPORATIONInventor: Sakae Tanaka
-
Patent number: 11923476Abstract: A method of manufacturing a display device includes forming a first light-emitting area on a substrate, and forming a first color adjustment pattern on the first light-emitting area by emitting first light from the first light-emitting area, wherein the first light-emitting area includes a first semiconductor layer, a second semiconductor layer provided on the first semiconductor layer, a first active layer arranged between the first semiconductor layer and the second semiconductor layer, a first contact electrically connecting the substrate and the first semiconductor layer, and a first preliminary common electrode electrically connected to the second semiconductor layer.Type: GrantFiled: October 17, 2022Date of Patent: March 5, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Nakhyun Kim, Junhee Choi, Kiho Kong, Deukseok Chung
-
Patent number: 11923358Abstract: A device comprises a first transistor, a second transistor, a first contact, and a second contact. The first transistor comprises a first gate structure, first source/drain regions on opposite sides of the first gate structure, and first gate spacers spacing the first gate structure apart from the first source/drain regions. The second transistor comprises a second gate structure, second source/drain regions on opposite sides of the second gate structure, and second gate spacers spacing the second gate structure apart from the second source/drain regions. The first contact forms a first contact interface with one of the first source/drain regions. The second contact forms a second contact interface with one of the second source/drain regions. An area ratio of the first contact interface to top surface the first source/drain region is greater than an area ratio of the second contact interface to top surface of the second source/drain region.Type: GrantFiled: July 28, 2022Date of Patent: March 5, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chung-Pin Huang, Hou-Yu Chen, Chuan-Li Chen, Chih-Kuan Yu, Yao-Ling Huang
-
Patent number: 11923361Abstract: A semiconductor device structure is provided. The semiconductor device structure includes a semiconductor fin over a substrate and multiple semiconductor nanostructures suspended over the semiconductor fin. The semiconductor device structure also includes a gate stack extending across the semiconductor fin, and the gate stack wraps around each of the semiconductor nanostructures. The semiconductor device structure further includes a first epitaxial structure and a second epitaxial structure sandwiching the semiconductor nanostructures. In addition, the semiconductor device structure includes an isolation structure between the semiconductor fin and the gate stack. The isolation structure extends exceeding opposite sidewalls of the first epitaxial structure.Type: GrantFiled: July 5, 2022Date of Patent: March 5, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shi-Ning Ju, Kuo-Cheng Chiang, Kuan-Lun Cheng, Chih-Hao Wang
-
Patent number: 11923420Abstract: A semiconductor device according to an embodiment includes: a silicon carbide layer; a metal layer; and a conductive layer positioned between the silicon carbide layer and the metal layer, the conductive layer containing a silicide of one metal element (M) selected from the group consisting of nickel (Ni), palladium (Pd), and platinum (Pt), and the conductive layer having a carbon concentration of 1×1017 cm?3 or less.Type: GrantFiled: January 20, 2023Date of Patent: March 5, 2024Assignee: KABUSHIKI KAISHA TOSHIBAInventor: Tatsuo Shimizu