Patents Examined by Kaushikkumar M Patel
-
Patent number: 10572179Abstract: A lower level cache receives, from a processor core, a plurality of copy-type requests and a plurality of paste-type requests that together indicate a memory move to be performed, as well as a barrier request that requests ordering of memory access requests prior to and after the barrier request. The barrier request precedes a copy-type request and a paste-type request of the memory move in program order. Prior to completion of processing of the barrier request, the lower level cache allocates first and second state machines to service the copy-type and paste-type requests. The first state machine speculatively reads a data granule identified by a source real address of the copy-type request into a non-architected buffer. After processing of the barrier request is complete, the second state machine writes the data granule from the non-architected buffer to a storage location identified by a destination real address of the paste-type request.Type: GrantFiled: July 19, 2018Date of Patent: February 25, 2020Assignee: International Business Machines CorporationInventors: Guy L. Guthrie, Derek E. Williams
-
Patent number: 10558568Abstract: A storage system, maintains a cache and a non-volatile storage. Active tracks in the non-volatile storage are determined. The determined active tracks in the non-volatile storage are validated between the cache and the non-volatile storage during a warmstart recovery.Type: GrantFiled: November 29, 2017Date of Patent: February 11, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kevin J. Ash, Lokesh M. Gupta, Matthew J. Kalos
-
Patent number: 10552046Abstract: In a hierarchical storage system, blocks of data selected for auto-tiering migration, are selected based on dynamically adjusted group sizes. Contiguous blocks are organized into default groups. I/O activity of the blocks in a group is monitored. Based on the I/O activity, the default groups may be sub-divided into smaller sub-groups or combined into larger groups, to separate as much as practical, contiguous series of cooler blocks and contiguous series of hotter blocks into respective focused (concentrated) groups or sub-groups. The concentrated group or sub-group may then be migrated according to the average I/O activity of the included blocks. Group configurations are continually and dynamically adjusted according to changing I/O conditions.Type: GrantFiled: April 27, 2017Date of Patent: February 4, 2020Assignee: International Business Machines CorporationInventors: Yongjie Gong, Shuang Shuang Li, Yang Liu, Mei Mei, Xue Qiang Zhou
-
Patent number: 10552344Abstract: A secure enclave circuit stores an enclave page cache map to track contents of a secure enclave in system memory that stores secure data containing a page having a virtual address. An execution unit is to, in response to a request to evict the page from the secure enclave: block creation of translations of the virtual address; record one or more hardware threads currently accessing the secure data in the secure enclave; send an inter-processor interrupt to one or more cores associated with the one or more hardware threads, to cause the one or more hardware threads to exit the secure enclave and to flush translation lookaside buffers of the one or more cores; and in response to detection of a page fault associated with the virtual address for the page in the secure enclave, unblock the creation of translations of the virtual address.Type: GrantFiled: December 26, 2017Date of Patent: February 4, 2020Assignee: Intel CorporationInventors: Carlos V. Rozas, Ittai Anati, Francis X. McKeen, Krystof Zmudzinski, Ilya Alexandrovich, Somnath Chakrabarti, Dror Caspi, Meltem Ozsoy
-
Patent number: 10552336Abstract: According to one embodiment, when a read request received from a host includes a first identifier indicative of a first region, a memory system obtains a logical address from the received read request, obtains a physical address corresponding to the obtained logical address from a logical-to-physical address translation table which manages mapping between logical addresses and physical addresses of the first region, and reads data from the first region, based on the obtained physical address. When the received read request includes a second identifier indicative of a second region, the memory system obtains physical address information from the read request, and reads data from the second region, based on the obtained physical address information.Type: GrantFiled: May 21, 2018Date of Patent: February 4, 2020Assignee: Toshiba Memory CorporationInventors: Hideki Yoshida, Shinichi Kanno
-
Patent number: 10545869Abstract: A power button override allows a persistent memory enabled platform to preserve data in persistent memory before initiating shutdown in a manner that is transparent to the user. The power button override prevents shutdown until all of the volatile cache and any other data in the platform has been flushed to persistent memory.Type: GrantFiled: June 29, 2018Date of Patent: January 28, 2020Assignee: Intel CorporationInventors: Pronay Dutta, Christopher Lake, Patrick James, Paul Crutcher
-
Patent number: 10534560Abstract: A data storage device includes a first controller; a scale-out storage device; and an interface connected between the first controller and the scale-out storage device, wherein the first controller is configured to transmit, to the scale-out storage device through the interface, a first command including a command type and command information having a parameter with respect to the command type, wherein the scale-out storage device is configured to perform an operation corresponding to the first command, and wherein the scale-out storage device includes, a scale-out controller connected to the interface, a volatile memory connected to the scale-out controller, and a non-volatile memory connected to the scale-out controller.Type: GrantFiled: August 9, 2018Date of Patent: January 14, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Nam Wook Kang, Yang Sup Lee, Da Woon Jung
-
Patent number: 10528515Abstract: An apparatus is described that includes a memory channel driver circuit having first driver circuitry to drive a data signal on a memory channel and second driver circuitry to drive an echo cancellation signal on the memory channel. The echo cancellation signal includes echo cancellation pulses that follow corresponding pulses of the data signal by an amount of time that causes the echo cancellation pulses to reduce reflections of the corresponding pulses of the data signal at a memory device that is coupled to the memory channel.Type: GrantFiled: June 27, 2017Date of Patent: January 7, 2020Assignee: Intel CorporationInventors: Qin Li, Changhong Lin, James A. McCall, Harry Muljono
-
Patent number: 10528275Abstract: A storage system includes a first storage control device including a first memory being a volatile memory and a first processor, and a second storage control device including a second memory being a non-volatile memory and a second processor, wherein the second processor is configured to receive a first write request to write first data into a first storage device, store the first data into the second memory, and transmit the first data to the first storage control device, the first processor is configured to store the first data into the first memory, and transmit a first notification to the second storage control device, and the second processor is configured to receive the first notification, transmit a first completion notification in response to the first write request, and execute processing to write the first data, stored in the second memory, into the first storage device.Type: GrantFiled: June 6, 2017Date of Patent: January 7, 2020Assignee: FUJITSU LIMITEDInventor: Toshihiko Suzuki
-
Patent number: 10521351Abstract: Processing of a storage operand request identified as restrained is selectively, temporarily suppressed. The processing includes determining whether a storage operand request to a common storage location shared by multiple processing units of a computing environment is restrained, and based on determining that the storage operand request is restrained, then temporarily suppressing requesting access to the common storage location pursuant to the storage operand request. The processing unit performing the processing may proceed with processing of the restrained storage operand request, without performing the suppressing, where the processing can be accomplished using cache private to the processing unit. Otherwise the suppressing may continue until an instruction, or operation of an instruction, associated with the storage operand request is next to complete.Type: GrantFiled: January 12, 2017Date of Patent: December 31, 2019Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Bruce C. Giamei, Christian Jacobi, Daniel V. Rosa, Anthony Saporito, Donald W. Schmidt, Chung-Lung K. Shum
-
Patent number: 10503932Abstract: A data processing apparatus is provided which uses flag circuitry (174) to set an access tracking flag (SFPA) to a first value when the processing circuitry (154) enters a secure mode in association with a function call and to switch the access tracking flag to a second value upon detection of a first access of at least one type to predetermined state data, such as floating point register data, by processing circuitry operating in the secure mode in association with that function call. This access tracking flag may then be used in association with a lazy-protection program instruction (VLSTM) and a lazy-load program instruction (VLLDM) to control whether or not push operations of the state data and restore operations of the state data are performed in order to prevent access in the non-secure mode to that state data.Type: GrantFiled: May 26, 2016Date of Patent: December 10, 2019Assignee: ARM LimitedInventors: Thomas Christopher Grocutt, Simon John Craske
-
Patent number: 10503415Abstract: A snapshot processing method includes: receiving a snapshot request command, where the snapshot request command includes an ID of a primary LUN; determining the primary LUN according to the ID of the primary LUN, and setting a snapshot status of the primary LUN to a preparation state; sending a first snapshot command to a mirror storage device, where the first snapshot command includes the ID of the primary LUN, and the first snapshot command is used to notify the mirror storage device that the primary LUN is in the preparation state; receiving a response message, sent by the mirror storage device, of the first snapshot command, where the response message is used to notify the primary storage device that a mirrored LUN is in the preparation state; and performing snapshot processing on the primary LUN.Type: GrantFiled: April 27, 2017Date of Patent: December 10, 2019Assignee: Huawei Technologies Co., Ltd.Inventors: Lei Chen, Xiaohua Li
-
Patent number: 10496334Abstract: Aspects of the present disclosure provide systems and methods for operating a solid state drive (SSD) using two-level indirection architecture. The SSD receives a command to perform a data operation in a NAND array and a logical address for the data operation. The SSD then converts the logical address to a physical address using a two-stage logical-to-physical (L2P) mapping table that includes a first stage stored in a byte-rewritable memory and a second stage stored in a block-erasable non-volatile memory (NVM). The SSD performs the data operation in the NAND array based on the physical address. The byte-rewritable memory may any byte-rewritable persistent memory. The block-erasable low latency NVM may be a flash memory that has lower latency than NAND array.Type: GrantFiled: May 4, 2018Date of Patent: December 3, 2019Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Mark David Myran, Chandan Mishra, Amir Hossein Gholamipour, Aldo Giovanni Cometti, Namhoon Yoo
-
Patent number: 10474364Abstract: A memory control device and method are provided in the invention. The controller of the memory control device includes a static random access memory (SRAM) which has a first buffer. The controller receives a command from a host device, determines the operation type indicated by the command, and obtains data parameters corresponding to data stored in the SRAM. The DRAM is coupled to the controller and has a second buffer. The controller determines whether the first buffer is enough to store data corresponding to the command according to the data parameters. When the first buffer is not enough to store data corresponding to the command, the controller backs up data corresponding to another operation type to the second buffer, and the controller temporarily stores the data corresponding to the command, and updates the data parameters.Type: GrantFiled: June 22, 2018Date of Patent: November 12, 2019Assignee: SILICON MOTION, INC.Inventor: Yao-Pang Chiang
-
Patent number: 10474572Abstract: A system and process for recompacting digital storage space involves continuously maintaining a first log of free storage space available from multiple storage regions of a storage system such as a RAID system, and based on the first log, maintaining a second log file including a bitmap identifying the free storage space available from a given storage chunk corresponding to the storage regions. Based on the bitmaps, distributions corresponding to the storage regions are generated, where the distributions represent the percentage of free space available from each chunk, and a corresponding weight is associated with each storage region. The storage region weights may then be sorted and stored in RAM, for use in quickly identifying a particular storage region that includes the maximum amount of free space available, for recompaction.Type: GrantFiled: February 2, 2018Date of Patent: November 12, 2019Assignee: HGST, Inc.Inventors: Shailendra Tripathi, Sreekanth Garigala, Sandeep Sebe
-
Patent number: 10394473Abstract: An arbitration system and method is disclosed. The apparatus includes a first and a second memory devices, and a resistor coupled in common to the first and second memory devices, the first memory device includes a first calibration circuit configured to perform a first calibration operation responsive, at least in part, to an external calibration command, the first calibration operation being performed based on the resistor, and the second memory device includes a second calibration circuit configured to perform a second calibration operation responsive, at least in part, to the external calibration command, the second calibration operation being performed based on the resistor after the first calibration operation has finished.Type: GrantFiled: August 22, 2017Date of Patent: August 27, 2019Assignee: Micron Technology, Inc.Inventor: Dean Gans
-
Patent number: 10394484Abstract: A first storage node generates a plurality of distributedly arranged write data blocks from write data and generates a first redundant data block from the plurality of distributedly arranged write data blocks. One distributedly arranged write data block is arranged in a second data block and the first redundant data block is arranged in a third storage node. A second storage node generates a second redundant data block from the plurality of distributedly arranged write data blocks selected from the distributedly arranged write data block held therein. The second storage node rearranges each of the plurality of selected distributedly arranged write data blocks in a rearrangement destination storage node and arranges the second redundant data block in a storage node other than the rearrangement destination storage node.Type: GrantFiled: February 26, 2016Date of Patent: August 27, 2019Assignee: Hitachi, Ltd.Inventors: Mitsuo Hayasaka, Kazumasa Matsubara
-
Patent number: 10379752Abstract: Disclosed herein are techniques for implementing high-throughput low-latency hybrid memory modules with improved data backup and restore throughput, enhanced non-volatile memory controller (NVC) resource access, and enhanced mode register setting programmability. Embodiments comprise a command replicator to generate sequences of one or more DRAM read and/or write and/or other commands to be executed in response to certain local commands from a non-volatile memory controller (NVC) during data backup and data restore operations. Other embodiments comprise an access engine to enable an NVC in a host control mode to trigger entry into a special mode and issue commands to access a protected register space. Some embodiments comprise a mode register controller to capture and store the data comprising mode register setting commands issued during a host control mode, such that an NVC can program the DRAM mode registers in an NVC control mode.Type: GrantFiled: July 23, 2018Date of Patent: August 13, 2019Assignee: Rambus Inc.Inventors: Aws Shallal, Michael Miller, Stephen Horn
-
Patent number: 10365837Abstract: Systems and methods for automatic provisioning of a redundant array of independent disks (RAID) are disclosed. In particular, the systems and methods include automatically determining, using one or more processors, that a first partition associated with a first storage device and a second partition associated with a second storage device are associated with a common mount point; and automatically adding, using the one or more processors, the first partition and the second partition to a RAID.Type: GrantFiled: August 22, 2016Date of Patent: July 30, 2019Assignee: Western Digital Technologies, Inc.Inventors: Wim De Waegeneer, Timothy Demulder
-
Patent number: 10359955Abstract: An apparatus includes a non-volatile memory and a controller coupled to the non-volatile memory. The controller includes a volatile memory configured to store a first copy of a control table associated with the non-volatile memory. The controller is configured to perform a first update of a portion of the first copy of the control table in response to a first request, to initiate a second update of a second copy of the control table at the non-volatile memory based on the first update, and to execute a second request for access to the non-volatile memory concurrently with of the second update. The controller is configured to perform non-blocking control sync operations and non-blocking consolidation operations asynchronously, wherein non-blocking consolidation operations are atomic operations that include concurrent evacuation and compaction of an update layer to a cached address translation table in the volatile memory.Type: GrantFiled: June 6, 2017Date of Patent: July 23, 2019Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Karin Inbar, Michael Ionin, Einat Zevulun, Einat Lev