Patents Examined by Kimberly N Rizkallah
-
Patent number: 11328974Abstract: The present disclosure relates to a thermally enhanced package, which includes a carrier, a thinned die over the carrier, a mold compound, and a heat extractor. The thinned die includes a device layer over the carrier and a dielectric layer over the device layer. The mold compound resides over the carrier, surrounds the thinned die, and extends beyond a top surface of the thinned die to define an opening within the mold compound and over the thinned die. The top surface of the thinned die is at a bottom of the opening. At least a portion of the heat extractor is inserted into the opening and in thermal contact with the thinned die. Herein the heat extractor is formed of a metal or an alloy.Type: GrantFiled: November 29, 2018Date of Patent: May 10, 2022Assignee: Qorvo US, Inc.Inventors: Julio C. Costa, George Maxim
-
Patent number: 11322396Abstract: A semiconductor device includes a substrate, a first conductive feature over a portion of the substrate, and an etch stop layer over the substrate and the first conductive feature. The etch stop layer includes a silicon-containing dielectric (SCD) layer and a metal-containing dielectric (MCD) layer over the SCD layer. The semiconductor device further includes a dielectric layer over the etch stop layer, and a second conductive feature in the dielectric layer. The second conductive feature penetrates the etch stop layer and electrically connects to the first conductive feature.Type: GrantFiled: July 24, 2018Date of Patent: May 3, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Szu-Ping Tung, Jen Hung Wang, Shing-Chyang Pan
-
Patent number: 11296003Abstract: The present disclosure relates to a thermally enhanced package, which includes a carrier, a thinned die over the carrier, a mold compound, and a heat extractor. The thinned die includes a device layer over the carrier and a dielectric layer over the device layer. The mold compound resides over the carrier, surrounds the thinned die, and extends beyond a top surface of the thinned die to define an opening within the mold compound and over the thinned die. The top surface of the thinned die is at a bottom of the opening. At least a portion of the heat extractor is inserted into the opening and in thermal contact with the thinned die. Herein the heat extractor is formed of a metal or an alloy.Type: GrantFiled: November 29, 2018Date of Patent: April 5, 2022Assignee: Qorvo US, Inc.Inventors: Julio C. Costa, George Maxim
-
Patent number: 11289570Abstract: Systems and methods of the disclosed embodiments include a semiconductor device having a semiconductor substrate. The semiconductor substrate has a first major surface, an opposing second major surface, a first doped region of a first conductivity type disposed beneath the first major surface, and a semiconductor region of the first conductivity type disposed between the first doped region and the second major surface. The semiconductor device may also include a trench isolation structure, comprising a conductive trench filling enclosed by an insulating trench liner. The trench isolation structure extends from the first major surface through the first doped region and into the semiconductor region. The semiconductor device may also include a semiconductor device structure disposed with a drain structure, and a connection structure formed between the conductive trench filling of the trench isolation structure and the drain region.Type: GrantFiled: August 24, 2018Date of Patent: March 29, 2022Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Johan Camiel Julia Janssens, Jaroslav Pjencak, Moshe Agam
-
Patent number: 11233029Abstract: A semiconductor device according to the present invention includes a mount substrate, an adhesive applied to the mount substrate, and a device having its lower surface bonded to the mount substrate with the adhesive. The surface roughness of a side surface upper portion of the device is lower than that of a side surface lower portion of the device.Type: GrantFiled: October 15, 2013Date of Patent: January 25, 2022Assignee: Mitsubishi Electric CorporationInventors: Kazuo Yoshida, Masato Negishi
-
Patent number: 11233031Abstract: A flip-chip on leadframe package includes a leadframe having a plurality of leads with each lead including an inner leadfinger portion, wherein at least a landing region of all of the inner leadfinger portions are in a single common level (or plane) and include etched areas providing bump pads having concave landing sites (landing sites). A semiconductor die (die) having an active top side surface with functional circuitry including bond pads has bumps or pillars thereon. An area of the landing sites is greater than an area of the bumps or pillars. A distal end of the bumps or pillars is within and electrically coupling to the landing sites. A mold material encapsulates the die and at least a portion of the inner leadfinger portions. The package can be a leaded package or a leadless package.Type: GrantFiled: December 9, 2015Date of Patent: January 25, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Ronaldo Marasigan Arguelles, Edgar Dorotayo Balidoy, Gloria Bibal Manaois, Bernard Kaebin Andres Ancheta
-
Patent number: 11217501Abstract: The present disclosure relates to a thermally enhanced package, which includes a carrier, a thinned die over the carrier, a mold compound, and a heat extractor. The thinned die includes a device layer over the carrier and a dielectric layer over the device layer. The mold compound resides over the carrier, surrounds the thinned die, and extends beyond a top surface of the thinned die to define an opening within the mold compound and over the thinned die. The top surface of the thinned die is at a bottom of the opening. At least a portion of the heat extractor is inserted into the opening and in thermal contact with the thinned die. Herein the heat extractor is formed of a metal or an alloy.Type: GrantFiled: November 29, 2018Date of Patent: January 4, 2022Assignee: Qorvo US, Inc.Inventors: Julio C. Costa, George Maxim
-
Patent number: 11201162Abstract: For erasing four-terminal semiconductor Non-Volatile Memory (NVM) devices, we apply a high positive voltage bias to the control gate with source, substrate and drain electrodes tied to the ground voltage for moving out stored charges in the charge storage material to the control gate. For improving erasing efficiency and NVM device endurance life by lowering applied voltage biases and reducing the applied voltage time durations, we engineer the lateral impurity profile of the control gate near dielectric interface such that tunneling occurs on the small lateral region of the control gate near the dielectric interface. We also apply the non-uniform thickness of coupling dielectric between the control gate and the storage material for the NVM device such that the tunneling for the erase operation occurs within the small thin dielectric areas, where the electrical field in thin dielectric is the strongest for tunneling erase operation.Type: GrantFiled: December 21, 2018Date of Patent: December 14, 2021Assignee: FLASHSILICON INCORPORATIONInventor: Lee Wang
-
Patent number: 11201152Abstract: A semiconductor device at least one first transistor of a first type disposed above a substrate and comprising a channel wider in one cross-section than tall, wherein the first type is a PFET transistor or an NFET transistor; and at least one second transistor of a second type disposed above the at least one first transistor and comprising a channel taller in the one cross-section than wide, wherein the second type is a PFET transistor or an NFET transistor, and the second type is different from the first type. Methods and systems for forming the semiconductor structure.Type: GrantFiled: April 20, 2018Date of Patent: December 14, 2021Assignee: GLOBALFOUNDRIES INC.Inventors: Ruilong Xie, Steven Soss, Steven Bentley, Daniel Chanemougame, Julien Frougier, Bipul Paul, Lars Liebmann
-
Patent number: 11183616Abstract: Light emitting devices (LEDs) and methods of manufacturing LEDs are described. A method includes providing a layer of a wavelength converting material on a temporary tape. The wavelength converting material includes at least a binder or matrix material, particles of a non-luminescent material, and phosphor particles and has a concentration of 60%-90% by volume particles of the non-luminescent material and phosphor particles. The layer of the wavelength converting material is separated on the temporary tape to form multiple wavelength converting structures, which are provided on an array type frame. Heat and pressure are applied to the wavelength converting structures on the array type frame.Type: GrantFiled: September 26, 2018Date of Patent: November 23, 2021Assignee: Lumileds LLCInventors: Grigoriy Basin, Lex Alan Kosowsky, Hideo Kageyama
-
Patent number: 11164741Abstract: There is provided a technique that includes: forming a film containing Si, O and N or a film containing Si and O on a substrate by performing a cycle a predetermined number of times under a condition where SiCl4 is not gas-phase decomposed, the cycle including non-simultaneously performing: (a) forming NH termination on a surface of the substrate by supplying a first reactant containing N and H to the substrate; (b) forming a SiN layer having SiCl termination formed on its surface by supplying the SiCl4 as a precursor to the substrate to react the NH termination formed on the surface of the substrate with the SiCl4; and (c) reacting the SiN layer having the SiCl termination with a second reactant containing O by supplying the second reactant to the substrate.Type: GrantFiled: June 18, 2019Date of Patent: November 2, 2021Assignee: KOKUSAI ELECTRIC CORPORATIONInventors: Katsuyoshi Harada, Yoshitomo Hashimoto, Tatsuru Matsuoka
-
Patent number: 11158559Abstract: The present disclosure relates to a thermally enhanced package, which includes a carrier, a thinned die over the carrier, a mold compound, and a heat extractor. The thinned die includes a device layer over the carrier and a dielectric layer over the device layer. The mold compound resides over the carrier, surrounds the thinned die, and extends beyond a top surface of the thinned die to define an opening within the mold compound and over the thinned die. The top surface of the thinned die is at a bottom of the opening. At least a portion of the heat extractor is inserted into the opening and in thermal contact with the thinned die. Herein the heat extractor is formed of a metal or an alloy.Type: GrantFiled: November 29, 2018Date of Patent: October 26, 2021Assignee: Qorvo US, Inc.Inventors: Julio C. Costa, George Maxim
-
Patent number: 11133568Abstract: A semiconductor package structure having an antenna module includes: a substrate, having a first surface, a second surface, and at least one via hole made by a laser running through the substrate; a rewiring layer, disposed on the first surface of the substrate; metal bumps, disposed on the rewiring layer and electrically connected to the rewiring layer; a semiconductor chip, disposed on and electrically connected to the rewiring layer; a conductive column, filling the via hole, and an antenna module, disposed on the second surface of the substrate and electrically connected to the metal bumps through the conductive column and the rewiring layer.Type: GrantFiled: December 26, 2018Date of Patent: September 28, 2021Assignee: SJ SEMICONDUCTOR (JIANGYIN) CORPORATIONInventors: Yenheng Chen, Chengtar Wu, Chengchung Lin
-
Patent number: 11127648Abstract: The present disclosure relates to a thermally enhanced package, which includes a carrier, a thinned die over the carrier, a mold compound, and a heat extractor. The thinned die includes a device layer over the carrier and a dielectric layer over the device layer. The mold compound resides over the carrier, surrounds the thinned die, and extends beyond a top surface of the thinned die to define an opening within the mold compound and over the thinned die. The top surface of the thinned die is at a bottom of the opening. At least a portion of the heat extractor is inserted into the opening and in thermal contact with the thinned die. Herein the heat extractor is formed of a metal or an alloy.Type: GrantFiled: November 29, 2018Date of Patent: September 21, 2021Assignee: Qorvo US, Inc.Inventors: Julio C. Costa, George Maxim
-
Patent number: 11127926Abstract: A method of manufacturing a display device having an organic EL device includes the steps of: forming an organic EL device over a substrate; and forming a protection film so as to cover the organic EL device. The protection film is made of a laminated film of a first insulating film containing Si, a second insulating film containing Al and a third insulating film containing Si. The step of forming the protection film includes the steps of: forming the first insulating film by a plasma CVD method so as to cover the organic EL device; forming the second insulating film over the first insulating film by an ALD method; and forming the third insulating film over the second insulating film by a plasma CVD method.Type: GrantFiled: November 27, 2016Date of Patent: September 21, 2021Assignee: THE JAPAN STEEL WORKS, LTD.Inventors: Keisuke Washio, Tatsuya Matsumoto, Junichi Shida, Takashi Ebisawa
-
Semiconductor package structure comprising rigid-flexible substrate and manufacturing method thereof
Patent number: 11094634Abstract: A semiconductor package structure and manufacturing method thereof are provided. The semiconductor package structure includes a package structure and a rigid-flexible substrate. The package structure includes semiconductor dies, a molding compound and a redistribution layer. The molding compound laterally encapsulates the semiconductor dies. The redistribution layer is disposed at a front side of the semiconductor dies and electrically connected to the semiconductor dies. The rigid-flexible substrate is disposed at a side of the redistribution layer opposite to the semiconductor dies, and includes rigid structures, a flexible core and a circuit layer. The rigid structures respectively have an interconnection structure therein. The interconnection structures are electrically connected to the redistribution layer. The flexible core laterally penetrates and connects the rigid structures.Type: GrantFiled: December 24, 2018Date of Patent: August 17, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chuei-Tang Wang, Chen-Hua Yu, Chung-Shi Liu, Chih-Yuan Chang, Jiun-Yi Wu, Jeng-Shien Hsieh, Tin-Hao Kuo -
Patent number: 11081418Abstract: The present disclosure relates to a thermally enhanced package, which includes a carrier, a thinned die over the carrier, a mold compound, and a heat extractor. The thinned die includes a device layer over the carrier and a dielectric layer over the device layer. The mold compound resides over the carrier, surrounds the thinned die, and extends beyond a top surface of the thinned die to define an opening within the mold compound and over the thinned die. The top surface of the thinned die is at a bottom of the opening. At least a portion of the heat extractor is inserted into the opening and in thermal contact with the thinned die. Herein the heat extractor is formed of a metal or an alloy.Type: GrantFiled: November 29, 2018Date of Patent: August 3, 2021Assignee: Qorvo US, Inc.Inventors: Julio C. Costa, George Maxim
-
Patent number: 11069778Abstract: A method for producing a silicon carbide component includes forming a silicon carbide layer on an initial wafer, forming a doping region of the silicon carbide component to be produced in the silicon carbide layer, and forming an electrically conductive contact structure of the silicon carbide component to be produced on a surface of the silicon carbide layer. The electrically conductive contact structure electrically contacts the doping region. Furthermore, the method includes splitting the silicon carbide layer or the initial wafer after forming the electrically conductive contact structure, such that a silicon carbide substrate at least of the silicon carbide component to be produced is split off.Type: GrantFiled: August 24, 2018Date of Patent: July 20, 2021Assignee: Infineon Technologies AGInventors: Roland Rupp, Ronny Kern
-
Patent number: 11049845Abstract: A semiconductor device comprises the following: a wiring substrate having on one side a recessed section and a plurality of connection pads; a first semiconductor chip mounted in the recessed section; a second semiconductor chip that has a plurality of electrode pads on the surface of at least one end section (in this case, both ends) and that is laminated onto the first semiconductor chip so that at least one end section (in this case, both ends) protrudes from the first semiconductor chip; a plurality of wires that mutually and electrically connect the plurality of connection pads of the wiring substrate and the plurality of electrode pads of the second semiconductor chip. One end section of the second semiconductor chip extends beyond the inner surface of the recessed section and is supported by one side of the wiring substrate.Type: GrantFiled: September 4, 2013Date of Patent: June 29, 2021Assignee: LONGITUDE LICENSING LIMITEDInventors: Takashi Ohba, Yoshihiro Sato
-
Patent number: 11043439Abstract: The present disclosure relates to a thermally enhanced package, which includes a carrier, a thinned die over the carrier, a mold compound, and a heat extractor. The thinned die includes a device layer over the carrier and a dielectric layer over the device layer. The mold compound resides over the carrier, surrounds the thinned die, and extends beyond a top surface of the thinned die to define an opening within the mold compound and over the thinned die. The top surface of the thinned die is at a bottom of the opening. At least a portion of the heat extractor is inserted into the opening and in thermal contact with the thinned die. Herein the heat extractor is formed of a metal or an alloy.Type: GrantFiled: November 29, 2018Date of Patent: June 22, 2021Assignee: Qorvo US, Inc.Inventors: Julio C. Costa, George Maxim