Patents Examined by Kimberly N Rizkallah
-
Patent number: 11018040Abstract: An electronic device structure and a method for making an electronic device. As non-limiting examples, various aspects of this disclosure provide a method of manufacturing an electronic device that comprises the utilization of a carrier assisted substrate, and an electronic device manufactured thereby.Type: GrantFiled: June 19, 2019Date of Patent: May 25, 2021Assignee: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Roger St. Amand, Young Do Kweon
-
Patent number: 11004776Abstract: A semiconductor device may include a circuit board having an opening, and a frame. The frame may have an IC die pad in the opening, and arms extending outwardly from the IC die pad and coupled to the circuit board. The semiconductor device may include an IC mounted on the IC die pad, bond wires coupling the circuit board with the IC, and encapsulation material surrounding the IC, the bond wires, and the arms.Type: GrantFiled: March 5, 2018Date of Patent: May 11, 2021Assignee: STMICROELECTRONICS, INC.Inventors: Jefferson Talledo, Rammil Seguido
-
Patent number: 11004680Abstract: A packaged electronic device includes an integrated circuit and an electrically non-conductive encapsulation material in contact with the integrated circuit. A thermal conduit extends from an exterior of the package, through the encapsulation material, to the integrated circuit. The thermal conduit has a thermal conductivity higher than the encapsulation material contacting the thermal conduit. The thermal conduit includes a cohered nanoparticle film. The cohered nanoparticle film is formed by a method which includes an additive process.Type: GrantFiled: November 26, 2016Date of Patent: May 11, 2021Assignee: Texas Instruments IncorporatedInventors: Archana Venugopal, Benjamin Stassen Cook, Luigi Colombo, Robert Reid Doering
-
Patent number: 10964627Abstract: Packaged semiconductor device having a frame, of conductive material; a body of semiconductor material, fixed to the frame through a first adhesive layer; a heatsink element, fixed to the body through a second adhesive layer; and a packaging mass surrounding the body and, at least partially, the frame and the heatsink element. The heatsink element is formed by a heatsink die facing, and coplanar to, a main face of the device and by a spacer structure, which includes a pair of pedestals projecting from the perimeter of the heatsink die towards the body and rest on the body.Type: GrantFiled: November 26, 2019Date of Patent: March 30, 2021Assignee: STMICROELECTRONICS S.R.L.Inventors: Concetto Privitera, Maurizio Maria Ferrara, Fabio Vito Coppone
-
Patent number: 10944033Abstract: An optoelectronic component includes a radiation side, a contact side opposite a radiation side with at least two electrically conductive contact elements for external electrical contacting of the component, and a semiconductor layer sequence arranged between the radiation side and the contact side with an active layer that emits or absorbs electromagnetic radiation during normal operation, wherein the contact elements are spaced apart from each other at the contact side and are completely or partially exposed at the contact side in the unmounted state of the component, the region of the contact side between the contact elements is partially or completely covered with an electrically insulating, contiguously formed cooling element, the cooling element is in direct contact with the contact side and has a thermal conductivity of at least 30 W/(m·K), and in plan view of the contact side the cooling element covers one or both contact elements partially.Type: GrantFiled: January 10, 2017Date of Patent: March 9, 2021Assignee: OSRAM OLED GmbHInventors: Luca Haiberger, David Racz, Matthias Sperl
-
Patent number: 10943863Abstract: Techniques for improving reliability in Cu interconnects using Cu intermetallics are provided. In one aspect, a method of forming a Cu interconnect in a dielectric over a Cu line includes the steps of: forming at least one via in the dielectric over the Cu line; depositing a metal layer onto the dielectric and lining the via such that the metal layer is in contact with the Cu line at the bottom of the via, wherein the metal layer comprises at least one metal that can react with Cu to form a Cu intermetallic; annealing the metal layer and the Cu line under conditions sufficient to form a Cu intermetallic barrier at the bottom of the via; and plating Cu into the via to form the Cu interconnect, wherein the Cu interconnect is separated from the Cu line by the Cu intermetallic barrier. A device structure is also provided.Type: GrantFiled: September 13, 2019Date of Patent: March 9, 2021Assignee: International Business Machines CorporationInventors: Chao-Kun Hu, Christian Lavoie, Stephen M. Rossnagel, Thomas M. Shaw
-
Patent number: 10937981Abstract: A light-emitting element is provided, including a first electrode and a second electrode, a first layer including first and second organic compounds, the first layer being formed between the first electrode and the second electrode wherein the first organic compound is capable of emitting a first light and the second organic compound has an electron transporting property, and a second layer including third and fourth organic compounds, the second layer being formed between the first layer and the second electrode wherein the third organic compound is capable of emitting a second light and has an electron trap property and the fourth organic compound has an electron transporting property.Type: GrantFiled: March 24, 2017Date of Patent: March 2, 2021Inventors: Tsunenori Suzuki, Satoshi Seo
-
Patent number: 10930636Abstract: A transient voltage suppression device includes a lightly-doped semiconductor structure, a first doped well, a first heavily-doped area, a first buried area, and a second heavily-doped area. The lightly-doped semiconductor structure has a first conductivity type. The first doped well has a second conductivity type and is formed in the lightly-doped semiconductor structure. The first heavily-doped area has the second conductivity type and is formed in the first doped well. The first buried area has the first conductivity type and is formed in the lightly-doped semiconductor structure and under the first doped well, and the first buried area is adjacent to the first doped well. The second heavily-doped area has the second conductivity type and is formed in the lightly-doped semiconductor structure.Type: GrantFiled: August 20, 2018Date of Patent: February 23, 2021Assignee: Amazing Microelectronic Corp.Inventors: Kun-Hsien Lin, Zi-Ping Chen, Che-Hao Chuang
-
Patent number: 10916829Abstract: A semiconductor package structure having an antenna module includes: a substrate, having at least one via hole running through the substrate; a rewiring layer, disposed on a surface of the substrate; a metal bump, disposed on and electrically connected to the rewiring layer; a semiconductor chip, disposed on and electrically connected to the rewiring layer; a conductive column, filling the via hole; a plastic packaging material layer, surrounding the metal bump and the semiconductor chip; and an antenna module, electrically connected to the metal bump through the conductive column and the rewiring layer.Type: GrantFiled: December 26, 2018Date of Patent: February 9, 2021Assignee: SJ Semiconductor (Jiangyin) CorporationInventors: Yenheng Chen, Chengtar Wu, Chengchung Lin
-
Patent number: 10910298Abstract: An electronic package includes a substrate having a plurality of lands embedded within an insulating layer. Conductive patterns are disposed on at least a portion of a respective land top surface. An electronic device is electrically connected to the conductive patterns, wherein the land bottom surfaces are exposed to the outside. In another embodiment, the top land surfaces and the top surface of the insulating layer are substantially co-planar and the conductive patterns further overlap portions of the top surface of the insulating layer. In one embodiment, a package body encapsulates the top surface of the insulating material and the electronic device, wherein the land bottom surfaces are exposed to the outside of the package body.Type: GrantFiled: February 3, 2018Date of Patent: February 2, 2021Assignee: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Won Bae Bang, Byong Jin Kim, Gi Jeong Kim, Ji Young Chung
-
Patent number: 10867850Abstract: A method for forming a semiconductor structure is provided. A substrate including a metal portion and a low-k dielectric portion formed thereon is provided. The metal portion adjoins the low-k dielectric portion. A SAM solution is prepared. The SAM solution includes at least one blocking compound and a multi-solvent system. The multi-solvent system includes an alcohol and an ester. The SAM solution is applied over surfaces of the metal portion and the low-k dielectric portion. The substrate is heated to remove the multi-solvent system of the SAM solution to form a blocking layer on one of the metal portion and the low-k dielectric portion. A material layer is selectively deposited on the other one of the metal portion and the low-k dielectric portion using the blocking layer as a stencil. The blocking layer is removed from the substrate.Type: GrantFiled: July 13, 2018Date of Patent: December 15, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Cheng-Chin Lee, Shao-Kuan Lee, Hsin-Yen Huang, Hai-Ching Chen, Shau-Lin Shue
-
Patent number: 10867958Abstract: An integrated circuit includes a substrate and at least one chip. Each chip is disposed over the substrate or the other chip. Solder bumps are disposed between the substrate and the at least one chip. An insulating film is disposed around the solder bumps and provides electrical insulation for the solder bumps except areas for interconnections. A thermally conductive underfill is disposed between the substrate, the at least one chip, and the solder bumps.Type: GrantFiled: April 22, 2019Date of Patent: December 15, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Tien-I Bao
-
Patent number: 10861763Abstract: An integrated circuit has a substrate which includes a semiconductor material, and an interconnect region disposed on the substrate. The integrated circuit includes a thermal routing trench in the substrate. The thermal routing trench includes a cohered nanoparticle film in which adjacent nanoparticles are cohered to each other. The thermal routing trench has a thermal conductivity higher than the semiconductor material contacting the thermal routing trench. The cohered nanoparticle film is formed by an additive process.Type: GrantFiled: November 26, 2016Date of Patent: December 8, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Benjamin Stassen Cook, Archana Venugopal, Luigi Colombo, Robert Reid Doering
-
Patent number: 10840204Abstract: Certain embodiments provide a method for manufacturing a semiconductor device including forming a first interconnection layer having a first conductive layer and a first insulating layer which are exposed from a surface of the first interconnection layer, forming a second interconnection layer having a second conductive layer and a second insulating layer which are exposed from a surface of the second interconnection layer, forming a first non-bonded surface on the surface of the first insulating layer by making a partial area of the surface of the first insulating layer lower than the surface of the first conductive layer, the partial area containing surroundings of the first conductive layer, and connecting the surface of the first conductive layer and the surface of the second conductive layer and bonding the surface of the first insulating layer excluding the first non-bonded surface and the surface of the second insulating layer.Type: GrantFiled: December 19, 2019Date of Patent: November 17, 2020Assignee: Toshiba Memory CorporationInventor: Atsuko Kawasaki
-
Patent number: 10818864Abstract: An OLED device, a manufacturing method of an OLED device and a display apparatus are provided. The OLED device includes a plurality of pixels, each of the plurality of pixels including a plurality of sub-pixels with different colors, each of the plurality of sub-pixels including a first electrode, a second electrode, and a light-emitting material layer disposed between the first electrode and the second electrode. A hole injection layer is disposed between the light-emitting material layer and the first electrode of each of the sub-pixels, and the number of layers of the hole injection layer between the light-emitting material layer and the first electrode of a part of the sub-pixels is lower than that of other sub-pixels.Type: GrantFiled: July 31, 2018Date of Patent: October 27, 2020Assignees: BOE TECHNOLOGY GROUP CO., LTD., CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventors: Xiping Li, Wen Sun
-
Patent number: 10818590Abstract: Techniques for improving reliability in Cu interconnects using Cu intermetallics are provided. In one aspect, a method of forming a Cu interconnect in a dielectric over a Cu line includes the steps of: forming at least one via in the dielectric over the Cu line; depositing a metal layer onto the dielectric and lining the via such that the metal layer is in contact with the Cu line at the bottom of the via, wherein the metal layer comprises at least one metal that can react with Cu to form a Cu intermetallic; annealing the metal layer and the Cu line under conditions sufficient to form a Cu intermetallic barrier at the bottom of the via; and plating Cu into the via to form the Cu interconnect, wherein the Cu interconnect is separated from the Cu line by the Cu intermetallic barrier. A device structure is also provided.Type: GrantFiled: September 13, 2019Date of Patent: October 27, 2020Assignee: International Business Machines CorporationInventors: Chao-Kun Hu, Christian Lavoie, Stephen M. Rossnagel, Thomas M. Shaw
-
Patent number: 10811292Abstract: Apparatus to store singulated wafers for transport, including multiple wafer assemblies stacked in the interior of a container housing, the individual wafer assemblies including an expanded laser diced wafer singulated into dies, a first frame spaced outward from the wafer on a carrier structure, a second frame spaced outward from the wafer and inward from the first frame on the carrier structure, and a foam structure that supports the second frame and the carrier structure.Type: GrantFiled: September 12, 2018Date of Patent: October 20, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Connie Alagadan Esteron, Dolores Babaran Milo, Jerry Gomez Cayabyab
-
Patent number: 10804185Abstract: An integrated circuit (IC) chip can include a die with an interconnect conductively coupled to a leadframe, wherein the leadframe forms a portion of a given surface of the IC chip. The IC chip can also include an encapsulating material molded over the die and the leadframe. The encapsulating material can form another surface of the IC chip. The other surface of the IC chip opposes the given surface of the IC chip. The IC chip can further include a vertical wire extending through the encapsulating material in a direction that is substantially perpendicular to the given surface of the IC chip and the vertical wire protruding through the other surface of the IC chip to form a vertical connector for the IC chip. The vertical connector can be coupled to the interconnect on the die.Type: GrantFiled: December 31, 2015Date of Patent: October 13, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Abram M. Castro, Steven Kummerl
-
Patent number: 10796983Abstract: A QFP has a die pad on which a semiconductor chip is mounted, a plurality of inner parts disposed around the die pad, a plurality of outer parts respectively connected with the plurality of inner parts, a plurality of wires electrically connect the bonding pads of the semiconductor chip and the plurality of inner parts, and a sealing body that seals the semiconductor chip. Moreover, the thickness of the semiconductor chip is larger than a thickness from a lower surface of the die pad to a lower surface of the sealing body, and a distance from the lower surface of the sealing body to a tip portion of each of the plurality of outer parts is larger than a thickness of the sealing body from a main surface of the semiconductor chip to an upper surface of the sealing body.Type: GrantFiled: September 20, 2019Date of Patent: October 6, 2020Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Noriyuki Takahashi
-
Patent number: 10784156Abstract: A conductive line structure comprises a first conductive line arranged in a first dielectric layer, a second conductive line arranged in the first dielectric layer, a cap layer arranged on the first conductive line and the second conductive line, and an airgap arranged between the first conductive line and the second conductive line, the airgap defined by the first dielectric layer and the cap layer.Type: GrantFiled: November 30, 2017Date of Patent: September 22, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Benjamin D. Briggs, Lawrence A. Clevenger, Bartlet H. Deprospo, Huai Huang, Christopher J. Penny, Michael Rizzolo