Patents Examined by Krista Soderholm
-
Patent number: 7550829Abstract: A package for an electronic component including a chip mounting area mounting a semiconductor chip in a hollow part of a metal plate and a plurality of connection electrodes to be connected to a substrate. The plurality of connection electrodes are formed in opposite sides of the rectangular metal plate and arranged asymmetrically with respect to a perpendicular bisector of the opposite sides.Type: GrantFiled: August 20, 2007Date of Patent: June 23, 2009Assignee: NEC Electronics CorporationInventor: Takekazu Tanaka
-
Patent number: 7525895Abstract: To improve reliability in controlling an output of a semiconductor laser. There are provided a prism adhered to the semiconductor substrate, and having a light reflection surface formed with a light reflection film for reflecting a laser beam emitted from the semiconductor laser and a light transmission surface for transmitting a laser beam emitted from the semiconductor laser outside an aperture range of the objective lens; a monitor photoreceptor disposed in an area of the semiconductor substrate where the prism is disposed, and receiving the laser beam transmitted through the light transmission surface of the prism; and a signal detection photoreceptor disposed outside the area of the semiconductor substrate where the prism is disposed, for receiving, as return light, a laser beam reflected at the light reflection surface of the prism and converged upon the record surface of the disk-shaped recording medium via the objective lens.Type: GrantFiled: December 22, 2003Date of Patent: April 28, 2009Assignee: Sony CorporationInventor: Kazuhiko Nemoto
-
Patent number: 7521778Abstract: There is provided a semiconductor device 100 by which flexibility in interconnection design may be improved. The semiconductor device 100 includes: a lead frame 102 provided with an island 101 and a plurality of lead units 104; a first chip 109 which is mounted on the island 101 at the chip installed surface of the lead frame 102, and, at the same time, is provided with a first conductive pad 117 on the back of a surface opposing to the island 101; a conductive upper wire 113 connecting the first pad 117 and the lead unit 104; a conductive lower wire 115 connecting one lead unit 104 and another lead unit 104 among a plurality of the lead unit 104; and sealing resin 105 which seals the first chip 109.Type: GrantFiled: November 9, 2006Date of Patent: April 21, 2009Assignee: NEC Electronics CorporationInventor: Naoto Kimura
-
Patent number: 7521780Abstract: An integrated circuit package system is provided providing an integrated circuit die, and enclosing the integrated circuit die in a heat dissipation enclosure comprises mounting the integrated circuit die on a die paddle attaching a heat block ring to the die paddle around the integrated circuit die, and attaching a heat slug on the heat block ring over the integrated circuit die.Type: GrantFiled: February 14, 2006Date of Patent: April 21, 2009Assignee: Stats Chippac Ltd.Inventors: Taeho Kim, Tae Keun Lee
-
Patent number: 7518226Abstract: An integrated circuit packaging system is provided including forming an interposer having a coupling slot, securing an upper die on the interposer, mounting the interposer over an integrated circuit, and coupling the integrated circuit to the upper die through the coupling slot.Type: GrantFiled: February 6, 2007Date of Patent: April 14, 2009Assignee: Stats Chippac Ltd.Inventors: Philip Lyndon Cablao, Rachel Layda Abinan, Dario S. Filoteo, Jr., Allan P. Ilagan
-
Patent number: 7518250Abstract: A first solder resist section and a second solder resist section are formed over an upper surface of a wiring board. A semiconductor chip is bonded onto the first solder resist section via an adhesive interposed therebetween. Electrodes of the semiconductor chip are respectively electrically connected to connecting terminals exposed through openings of the second solder resist section via bonding wires. An encapsulating resin is formed over the upper surface of the wiring board so as to cover the semiconductor chip and the bonding wires. A plane dimension of the first solder resist section is smaller than that of the semiconductor chip, and the encapsulating resin is filled even below an outer peripheral portion of a back surface of the semiconductor chip.Type: GrantFiled: October 28, 2005Date of Patent: April 14, 2009Assignee: Renesas Technology Corp.Inventor: Yoshihiko Shimanuki
-
Patent number: 7511309Abstract: An organic light emitting display device and a method of fabricating the same are provided, which employ an Ag alloy containing Sm, Tb, Au, and Cu to simultaneously form a source electrode, a drain electrode, and a first electrode of the organic light emitting display device for increasing the reflectivity and efficiency of the organic light emitting display device and reducing the organic light emitting display device panel size by reducing a line width of the source and drain electrodes due to the low resistance of the source and drain electrodes.Type: GrantFiled: April 27, 2006Date of Patent: March 31, 2009Assignee: Samsung Mobile Display Co., Ltd.Inventor: Hyun-Eok Shin
-
Patent number: 7489042Abstract: A stem for an optical element includes a base-like portion located on a portion of a package side surface of an eyelet, higher than the package side surface. A block is located on a surface of the base-like portion of the eyelet. An optical element mounting surface of the block projects outward, overhanging a side face of the base-like portion, close to lead electrodes which are inserted through holes of the eyelet, respectively, and sealed with sealing glass. High-frequency line substrates are located on the optical element mounting surface of the block, and Au films of the high-frequency line substrate are electrically connected to respective lead electrodes.Type: GrantFiled: January 4, 2006Date of Patent: February 10, 2009Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Isao Oshima, Shinichi Takagi
-
Patent number: 7485974Abstract: A chip structure with a bevel pad row comprises a substrate, a plurality of middle pad rows, and a bevel pad row. The substrate has an active surface including a middle wire bonding area and a corner wire bonding area. The middle wire bonding area is adjacent to a side of the active surface. The corner wire bonding area is adjacent to the side and a end of the middle wire bonding area, and the corner wire bonding area has a bevel edge with an acute incline angle to the side. The middle pad rows are disposed in the middle wire bonding area, and the bevel pad row is disposed along the bevel edge of the corner wire bonding area. The bevel pad row has a plurality of bevel pads, and the quantity of which is greater than that of the middle pad rows in the middle wire bonding area.Type: GrantFiled: April 17, 2006Date of Patent: February 3, 2009Assignee: VIA Technologies, Inc.Inventors: Yuan-Tsang Liaw, Chi-Hsing Hsu, Hung-Wen Shih
-
Patent number: 7470999Abstract: An object of the invention is to provide glass for semiconductor encapsulation and an outer tube for semiconductor encapsulation which are friendly to environment and allow semiconductor electronic parts to have a heat resistance of 700° C. or higher as normal maximum temperature, and semiconductor electronic parts. The glass for semiconductor encapsulation according to the invention contains essentially no lead and the temperature at which viscosity reaches 1010 dPa·s is 700° C. or higher. According to such a constitution, since the glass contains essentially no lead, no harmful ingredients are discharged in the production of the outer tube for semiconductor encapsulation and in the production of the semiconductor electronic parts and thus the glass is friendly to environment. Moreover, since the temperature at which viscosity reaches 1010 dPa·s is 700° C. or higher, semiconductor electronic parts such as a bead thermistor using the same has a heat resistance of 700° C.Type: GrantFiled: September 29, 2005Date of Patent: December 30, 2008Assignee: Nippon Electric Glass Co., Ltd.Inventors: Kazuya Saito, Hajime Hikata
-
Patent number: 7468553Abstract: The present invention provides a system and method for devising stackable assemblies that may be then stacked to create a stacked circuit module. One or more integrated circuit (IC) die are disposed on one or more sides of a redistribution substrate that is preferably flexible circuitry. In some preferred embodiments, the die and redistribution substrate are bonded together and wire-bond connected. Two or more stackable assemblies are interconnected through frame members to create low profile high density stacked circuit modules.Type: GrantFiled: March 6, 2007Date of Patent: December 23, 2008Assignee: Entorian Technologies, LPInventors: Leland Szewerenko, Paul Goodwin, James Douglas Wehrly, Jr.
-
Patent number: 7449788Abstract: A chip structure includes a substrate with at least an arrangement of side pads on an active surface of the substrate and adjacent to one side of the active surface. The arrangement of side pads includes an outer pad row, a middle pad row and an inner pad row disposed along the extension direction of the side. The middle pad row is further away from the side than the outer pad row. The inner pad row is further away from the side than the middle pad row. Pads of the middle pad row and pads of the inner pad row are staggered. One non-signal pad of the middle pad row is located between two adjacent signal pads of the inner pad row, and one non-signal pad of the inner pad row is located between two adjacent signal pads of the middle pad row.Type: GrantFiled: April 12, 2006Date of Patent: November 11, 2008Assignee: VIA Technologies, Inc.Inventors: Yuan-Tsang Liaw, Chi-Hsing Hsu, Hsing-Chou Hsu
-
Patent number: 7446402Abstract: A substrate structure with embedded semiconductor chip and a fabrication method thereof are provided. The method includes: providing a carrier board having a first surface and an opposing second surface, wherein a first opening and an opposing second opening are formed in the first and second surfaces respectively, and a portion of the first opening communicates with the second opening; mounting at least one semiconductor chip to bottom of the first opening to be received in the first opening; filling an adhesive material in the first and second openings and in a gap between the chip and the carrier board to adhere the chip; forming a dielectric layer on the carrier board and the chip; and forming a circuit layer on the dielectric layer and forming conductive structures in the dielectric layer, so that the circuit layer is electrically connected to the chip via the conductive structures.Type: GrantFiled: November 14, 2005Date of Patent: November 4, 2008Assignee: Phoenix Precision Technology CorproationInventor: Shih-Ping Hsu
-
Patent number: 7432592Abstract: Some embodiments of the present invention include apparatuses and methods relating to integrated micro-channels for removing heat from 3D through silicon architectures.Type: GrantFiled: October 13, 2005Date of Patent: October 7, 2008Assignee: Intel CorporationInventors: Wei Shi, Daoqiang Lu, Yiqun Bai, Qing A. Zhou, Jiangqi He
-
Patent number: 7429785Abstract: A stacked arrangement of integrated circuit chips are bonded to a lead frame. Two side-by-side integrated circuit chips have bottom contact pads bonded to a lead frame structure having contact terminals. The two side-by-side integrated circuits have top contact pads bonded to an overlying integrated circuit chip. A low profile integrated circuit assembly is achieved without using bond wires or preforms, and which is well adapted for SO-8 packages.Type: GrantFiled: October 19, 2005Date of Patent: September 30, 2008Assignee: Littelfuse, Inc.Inventor: Chad A. Vos
-
Patent number: 7417310Abstract: Impact resistant circuit modules are disclosed for enclosing a die having a sensor area. Preferred modules include a flexible circuit and a die coupled thereto. The flexible circuit is preferably folded over compressible material to help absorb applied forces. A gap may be provided between sides of the die and the compressible material to help prevent peeling. A metal reinforcing layer may be bonded to the back of the die. A low modulus material including a patterned gap underneath the die may be used to absorb forces. A dry film adhesive may be placed between at least part of the upper surface of the die and the flexible circuit, preferably to provide further point impact resistance and protection. High and low modulus material may be combined in ruggedizing structures. Consumer devices employing such circuit modules are also taught, as well as module construction methods.Type: GrantFiled: November 2, 2006Date of Patent: August 26, 2008Assignee: Entorian Technologies, LPInventors: Leland Szewerenko, Julian Partridge, Ron Orris
-
Patent number: 7414318Abstract: The present invention provides an etched leadframe flipchip package system comprising forming a leadframe comprises forming contact leads and etching a plurality of multiple dotted grooves on the contact leads, and attaching a flipchip integrated circuit having solder interconnects on the contact leads between each of the plurality of the multiple dotted grooves.Type: GrantFiled: June 20, 2007Date of Patent: August 19, 2008Assignee: Stats Chippac Ltd.Inventors: Il Kwon Shim, Sheila Marie L. Alvarez, Hin Hwa Goh, Robinson Quiazon
-
Patent number: 7414311Abstract: A ball grid array housing, a semiconductor device having a ball grid array housing and an electronic circuit are disclosed. In one embodiment, a ball grid array housing includes a substrate with solder ball connections pointing out from a housing and at least one semiconductor chip. For better heat dissipation from the housing, the ball grid includes a metallic cooling foil, or a metallic cooling plate. A method of making a ball grid array is also disclosed.Type: GrantFiled: June 12, 2007Date of Patent: August 19, 2008Assignee: Infineon Technologies AGInventor: Georg Meyer-Berg
-
Patent number: 7411288Abstract: A frame-shaped sidewall is provided on a metallic base plate surrounding a semiconductor element arranged on the metallic base plate, a first dielectric plate is arranged on one side of the semiconductor element and a first circuit pattern is formed on its surface, a second dielectric plate is arranged on another side of the semiconductor element and a second circuit pattern is formed and the first and the second dielectric plate. Power supply portions are provided on a part of the sidewall, through which a first or a second band-shaped conductors is penetrating. Third dielectric plates are arranged on the base plate between the band-shaped conductors and the first dielectric plate or the second dielectric plate, having a line conductor pattern formed on their surfaces. The surfaces of the third dielectric plate are arranged at a position lower than the band-shaped conductor and higher than the surface of the first or the second dielectric plate with respect to a main surface of the base plate.Type: GrantFiled: December 27, 2005Date of Patent: August 12, 2008Assignee: Kabushiki Kaisha ToshibaInventor: Kazutaka Takagi
-
Patent number: 7405476Abstract: An apparatus includes a first semiconductor die and at least one further semiconductor die. A substrate is attached to the first die and the further die and has an electrical interconnect pattern that interconnects contacts on the first die with respective contacts on the further die. Features of the interconnect pattern have positions on the substrate with smaller tolerances relative to positions of the contacts on the first die than to positions of the contacts on the further die.Type: GrantFiled: October 27, 2005Date of Patent: July 29, 2008Assignee: LSI Logic CorporationInventor: Gary S. Delp