Patents Examined by Krista Soderholm
-
Patent number: 7928560Abstract: A composite multi-layer substrate comprising a flat plate-like core member formed of a material having an excellent electric conductivity, an excellent heat conductivity, and a high rigidity, a front resin layer and a rear resin layer covering at least the front and rear surfaces of the core member, and a bottomless hole formed in the core member through the front and rear sides of the core member, wherein an electronic component is installed in the bottomless hole, whereby since the strength of the composite multi-layer substrate can be assured by the rigidity of the core member, conventional prior art glass cloth can be eliminated, deterioration in the electric characteristics caused by ion migration can be avoided and will result in reduced production cost.Type: GrantFiled: May 14, 2010Date of Patent: April 19, 2011Assignee: Taiyo Yuden Co., Ltd.Inventors: Masashi Miyazaki, Mitsuhiro Takayama, Tatsuro Sawatari
-
Patent number: 7928539Abstract: A semiconductor device (1) includes a wiring (10) and dummy conductor patterns (20). The wiring (10) is a wiring through which a current with a frequency of 5 GHz or higher flows. Near the wiring (10), the dummy conductor patterns (20) are formed. A planar shape of each of the dummy conductor patterns (20) is equivalent to a shape with an internal angle larger than 180°.Type: GrantFiled: January 23, 2008Date of Patent: April 19, 2011Assignee: Renesas Electronics CorporationInventor: Yasutaka Nakashiba
-
Patent number: 7923828Abstract: An interconnect element is provided which includes a dielectric element having a first major surface, a second major surface remote from the first major surface, and a plurality of recesses extending inwardly from the first major surface. A plurality of metal traces are embedded in the plurality of recesses, the metal traces having outer surfaces substantially co-planar with the first major surface and inner surfaces remote from the outer surfaces. A plurality of posts extend from the inner surfaces of the plurality of metal traces through the dielectric element, the plurality of posts having tops exposed at the second major surface. A multilayer wiring board including a plurality of such interconnect elements is also provided, as well as various methods for making such interconnect elements and multilayer wiring boards.Type: GrantFiled: September 30, 2005Date of Patent: April 12, 2011Assignee: Tessera Interconnect Materials, Inc.Inventors: Kimitaka Endo, Norihito Masuda, Tomokazu Shimada
-
Patent number: 7919860Abstract: One aspect of the invention provides a semiconductor device that includes a microchip having an outermost surface. First and second bond pads are located on the microchip and near the outermost surface. A first UBM contact is located on the outermost surface and between the first and second bond pads. The first UBM contact is offset from the first bond pad. A second UBM contact is located on the outermost surface and between the first and second bond pads. The second UBM contact is offset from the second bond pad, and a capacitor supported by the microchip is located between the first and second UBM contacts.Type: GrantFiled: March 14, 2008Date of Patent: April 5, 2011Assignee: Texas Instruments IncorporatedInventors: Rajen M. Murugan, Robert F. McCarthy, Baher S. Haroun, Peter R. Harper
-
Patent number: 7919355Abstract: An IC package having multiple surfaces for interconnection with interconnection elements making connections from the IC chip to the I/O terminations of the package assembly which reside on more than one of its surfaces and which make interconnections to other devices or assemblies that are spatially separated.Type: GrantFiled: May 12, 2010Date of Patent: April 5, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Joseph C. Fjelstad, Para K. Segaram, Thomas J. Obenhuber, Inessa Obenhuber, legal representative, Kevin P. Grundy
-
Patent number: 7911041Abstract: A semiconductor device (7) has gold coatings (1 to 5) which are applied to metallic or ceramic components (6) of the semiconductor device (7). The gold coatings (1 to 4) have a multifunctional multilayer metal coating (8) with a minimal gold layer (9). The gold layer has a thickness dG where dG?0.5 ?m. Moreover, at least one metallic interlayer (10) is arranged between the gold layer (9) and the metallic or ceramic components (6).Type: GrantFiled: February 9, 2006Date of Patent: March 22, 2011Assignee: Infineon Technologies AGInventors: Jochen Dangelmaier, Donald Fowlkes, Volker Guengerich, Henrik Hoyer
-
Patent number: 7911046Abstract: An integrated circuit packaging system is provided including forming an interposer having a coupling slot, securing an upper die on the interposer, mounting the interposer over an integrated circuit, and coupling the integrated circuit to the upper die through the coupling slot.Type: GrantFiled: February 24, 2009Date of Patent: March 22, 2011Assignee: Stats Chippac Ltd.Inventors: Philip Lyndon Cablao, Rachel Layda Abinan, Dario S. Filoteo, Jr., Allan P. Ilagan
-
Patent number: 7906844Abstract: A multi-die package comprises a heat spreader disposed on a printed circuit substrate, at least one integrated circuit die disposed on a top side of the heat spreader and at least one other integrated circuit die disposed on a bottom side of the heat spreader wherein the dies are connected to the substrate by wire bonds. Thermal solder balls are electrically connected to solderable pads of the heat spreader through the open holes of the substrate, so as to couple the heat spreader to function as a ground plane. Some of the ground pads of the dies can be bonded onto the heat spreader and the others bonded onto the substrate. Alternatively, all of the dies could only be connected to the substrate by wire bonding, and not connected to the heat spreader.Type: GrantFiled: September 26, 2006Date of Patent: March 15, 2011Assignee: Compass Technology Co. Ltd.Inventors: Cheng Qiang Cui, Chee Wah Cheung
-
Patent number: 7892890Abstract: Chips are stacked and mounted on a circuit board having external connection electrodes and mounted thereon by wire bonding. At least one of the chips stacked on the chip includes overhung portions each of which has a start point inside bonding pads, is made thinner in a direction towards the outer periphery to an end point reaching the side wall and forms a space used to accommodate ball bonding portions between the overhung portion and the main surface of the chip arranged in the lower stage on a backside corresponding in position to the bonding pads, and insulating members formed to cover the overhung portions and prevent bonding wires of the chip arranged in the lower stage from being brought into contact with the upper-stage chip.Type: GrantFiled: January 12, 2010Date of Patent: February 22, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Tetsuya Kurosawa, Junya Sagara
-
Patent number: 7884473Abstract: A semiconductor package provides an IC chip on at least one package substrate and including signal bond pads, ground bond pads and power bond pads. The package substrate includes signal contact pads, ground contact pads and power contact pads which are respectively coupled to signal bond pads, ground bond pads and power bond pads formed on the IC chip. The contact pads are coupled to the associated bond pads by a bonding wire. The bonding wires that connect the power and ground pads have a thickness that is greater than the thickness of the bonding wires that couple the signal pads. The various bond pads on the IC chip may be staggered to provide for enhanced compactness and integration. The package substrates may be a plurality of stacked package substrates.Type: GrantFiled: September 5, 2007Date of Patent: February 8, 2011Assignee: Taiwan Semiconductor Manufacturing Co., Inc.Inventors: Hsien-Wei Chen, Shih-Hsun Hsu
-
Patent number: 7884453Abstract: The present invention relates to a semiconductor device including a semiconductor chip encapsulated by an encapsulation resin and a manufacturing method thereof, and an object of the invention is to provide the semiconductor chip and its manufacturing method in which the reduction in size may be attempted. It includes a semiconductor chip 15, an external connection terminal pad 18 electrically connected to the semiconductor chip 15, and an encapsulation resin 16 encapsulating the semiconductor chip 15, wherein a wiring pattern 12 on which the external connection terminal pad 18 is formed is provided between the semiconductor chip 15 and the external connection terminal pad 18, and the semiconductor chip 15 is flip-chip bonded to the wiring pattern 12.Type: GrantFiled: September 17, 2007Date of Patent: February 8, 2011Assignee: Shinko Electric Industries Co., Ltd.Inventor: Takaharu Yamano
-
Patent number: 7872336Abstract: A leadframe with a structure made of a base metal (105), wherein the structure has a plurality of surfaces. On each of these surfaces are metal layers in a stack adherent to the base metal. The stack comprises a nickel layer (201) in contact with the base metal, a palladium layer (202) in contact with the nickel layer, and an outermost tin layer (203) in contact with the palladium layer. In terms of preferred layer thicknesses, the nickel layer is between about 0.5 and 2.0 ?m thick, the palladium layer between about 5 and 150 nm thick, and the tin layer less than about 5 nm thick, preferably about 3 nm. At this thinness, the tin has no capability of forming whiskers, but offers superb adhesion to polymeric encapsulation materials, improved characteristics for reliable stitch bonding as well as affinity to reflow metals (solders).Type: GrantFiled: May 30, 2008Date of Patent: January 18, 2011Assignee: Texas Instruments IncorporatedInventor: Donald C Abbott
-
Patent number: 7863727Abstract: Microelectronic devices and methods for manufacturing microelectronic devices are disclosed herein. In one embodiment, a microelectronic device includes a microelectronic die, a plurality of electrical couplers projecting from the die, and a flowable material disposed on the die. The die includes an integrated circuit and a plurality of terminals operably coupled to the integrated circuit. The electrical couplers are attached to corresponding terminals on the die. The flowable material includes a plurality of spacer elements sized to space the die apart from another component. The flowable material may be a no-flow underfill, a flux compound, or other suitable material.Type: GrantFiled: February 6, 2006Date of Patent: January 4, 2011Assignee: Micron Technology, Inc.Inventor: Rick C. Lake
-
Patent number: 7859004Abstract: The present invention provides a semiconductor device having a structure which is suitable for reduction in thickness and weight. The semiconductor device 1 comprises a housing 12 which has the recess 24 in the front surface 14, the pair of lead electrodes 20 which have the distal ends 34 exposed in the recess 24, protrude from the external surface of the housing 12 and are bent along the bottom surface 16 of the housing 12, and a semiconductor element 36 which is housed in the recess 24 and is electrically connected to the pair of lead electrodes 20. The housing 12 has the grooves 30 which are formed on the pair of side surfaces 18 which adjoin the front surface 14 and the bottom surface 16 on the right and left sides so as to penetrate the housing 12 from the top surface 28 toward the bottom surface 16 of the housing 12. The grooves 30 preferably have width substantially equal to the thickness of the lead electrode 20.Type: GrantFiled: January 31, 2007Date of Patent: December 28, 2010Assignee: Nichia CorporationInventor: Saiki Yamamoto
-
Patent number: 7859102Abstract: A stacked wafer level semiconductor package module includes a semiconductor chip module including first and second semiconductor chips each having a rectangular shape. The first semiconductor chip has first pads disposed along a first short side of a lower surface thereof. The second semiconductor chip has second pads disposed along a first short side of a lower surface thereof. The first and second semiconductor chips are stacked so as to expose the first pad and the second pad on one side of the stacked first and second semiconductor chips. The package also includes a substrate having a first connection pad facing the first pad and a second connection pad facing the second pad. The package also includes a first connection member for connecting the first pad to the first connection pad, and a second connection member for connecting the second pad to the second connection pad.Type: GrantFiled: March 14, 2008Date of Patent: December 28, 2010Assignee: Hynix Semiconductor Inc.Inventors: Sung Min Kim, Chang Jun Park, Kwon Whan Han, Seong Cheol Kim, Hyeong Seok Choi, Ha Na Lee
-
Patent number: 7855453Abstract: Provided is a semiconductor device in which a high concentration n type impurity region to be a conductive path and a drain electrode are disposed in an outer circumferential end of the chip to be an inactive region as a device region. Thereby, an up-drain structure is obtained without reducing the device region or without increasing the size of a semiconductor chip. The provided n type impurity region and drain electrode causes a depletion layer of a substrate to be terminated without needing an additional conventional annular region or shield metal. This is because the n type impurity region and the drain electrode also function as the annular region and the shield metal, respectively. With this configuration, a MOSFET with the up-drain structure having necessary components is obtained, while avoiding a reduction of the device region or an increase of the chip area.Type: GrantFiled: March 26, 2008Date of Patent: December 21, 2010Assignees: Sanyo Electric Co., Ltd., Sanyo Semiconductor Co., Ltd.Inventors: Tetsuya Yoshida, Takuji Miyata
-
Patent number: 7847385Abstract: A copper-topped die, which has exposed copper lines and pads, is utilized as the lower die in a stacked die structure. A non-conductive material is formed over the lower copper-topped die, and then selectively removed so that the non-conductive material covers and lies between the copper lines while none of the non-conductive material lies over the copper pads. An upper die is then attached to the non-conductive material.Type: GrantFiled: August 24, 2007Date of Patent: December 7, 2010Assignee: National Semiconductor CorporationInventor: Abdalla Aly Naem
-
Patent number: 7834470Abstract: The present invention include a semiconductor device and a method therefore, the method includes disposing a sheet-shaped resin at a side opposite to the chip mounting portion mounting semiconductor chips to be mounted on the chip mounting portion, and forming a resin sealing portion between the sheet-shaped resin and the chip mounting portion, to seal the semiconductor chips. According to an aspect of the present invention, it is possible to provide a semiconductor device and a fabrication method therefore, by which it is possible to reduce the size of the package and to prevent the generation of an unfilled portion in a resin sealing portion or a filler-removed portion or to prevent the exposure of wire from the resin sealing portion.Type: GrantFiled: June 24, 2009Date of Patent: November 16, 2010Assignee: Spansion LLCInventors: Koji Taya, Masanori Onodera, Junji Tanaka, Kouichi Meguro
-
Patent number: 7834273Abstract: A multilayer printed wiring board comprises a plurality of insulating layers which is about 100 ?m or less in thickness and a plurality of conductor circuits formed on the insulating layers. Each of a plurality of viaholes electrically connecting conductor circuits on the insulating layers to each other is formed tapered inwardly from the surface of the insulating layer and the viaholes are disposed opposite to each other to form a multistage stacked vias.Type: GrantFiled: July 6, 2006Date of Patent: November 16, 2010Assignee: Ibiden Co., Ltd.Inventors: Michimasa Takahashi, Yukinobu Mikado, Takenobu Nakamura, Masakazu Aoyama
-
Patent number: 7829459Abstract: A method and apparatus for partially strapping two polysilicon lines, each having a first end and second end, uses a metal line having a plurality of spaced apart metal segments with each metal segment partially strapping a different portion of a polysilicon line. The metal segments are arranged from the first end to the second end with the signals propagating from the second end to the first end. Where two metal segments are used, the segments have lengths of x = 2 ? ? L 7 and L-X where L is the length between the first end and the second end. Where three segments are used, the segments have lengths of X=0.25 L, Y=0.48 L, and Z=0.27 L.Type: GrantFiled: August 17, 2009Date of Patent: November 9, 2010Assignee: Silicon Storage Technology, Inc.Inventor: Michael James Heinz