Patents Examined by Latanya N Crawford Eason
-
Patent number: 11114387Abstract: An electronic package structure is provided. The electronic packaging structure includes a substrate, a conductive layer disposed on the substrate, an intermetallic compound disposed on the conductive layer, a stress buffering material disposed on the substrate and adjacent to the conductive layer, and an electronic device disposed on the conductive layer and the stress buffering material. The intermetallic compound is disposed between the electronic device and the conductive layer, between the electronic device and the stress buffering material, between the substrate and the stress buffering material, and between the conductive layer and the stress buffering material.Type: GrantFiled: August 22, 2018Date of Patent: September 7, 2021Assignee: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Jing-Yao Chang, Tao-Chih Chang, Fang-Jun Leu, Wei-Kuo Han, Kuo-Shu Kao
-
Patent number: 11107742Abstract: An electronic device includes a carrier wafer having a front side and a back side, with an electrical connection network configured to connect the front side to the back side. An electronic chip is mounted on the front side of the carrier wafer and electrically connected to front pads of the electrical connection network. A sheet of a thermally conductive graphite or a pyrolytic graphite is added to the back side of the carrier wafer. The sheet includes apertures which leave back pads of the electrical connection network uncovered.Type: GrantFiled: March 7, 2019Date of Patent: August 31, 2021Assignee: STMicroelectronics (Grenoble 2) SASInventor: Didier Campos
-
Patent number: 11107680Abstract: A first mask and a second mask are sequentially provided to perform a multi-step exposure and development processes. Through proper overlay design of the first mask and the second mask, conductive wirings having acceptable overlay offset are formed.Type: GrantFiled: January 30, 2018Date of Patent: August 31, 2021Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Jie Chen, Hsien-Wei Chen, Tzuan-Horng Liu, Ying-Ju Chen
-
Patent number: 11101338Abstract: Disclosed herein is a sub-pixel circuit for a display device. The sub-pixel circuit has a driving TFT and at least one switching TFT. The at least one switching TFT is an oxide TFT. The sub-pixel circuit additionally has at least one storage capacitor wherein the storage capacitor has a capacitance between about 1 fF and about 55 fF.Type: GrantFiled: January 9, 2019Date of Patent: August 24, 2021Assignee: APPLIED MATERIALS, INC.Inventors: Jung Bae Kim, Dong-Kil Yim, Soo Young Choi, Lai Zhao
-
Patent number: 11094912Abstract: A flexible display apparatus includes a substrate, a thin film encapsulation layer, a plurality of spacers, and at least one layer of a blocking dam in the non-display region. The substrate includes a display region having a plurality of pixels and a non-display region adjacent to the display region. The thin film encapsulation layer is over the substrate. The spacers are between the substrate and the thin film encapsulation layer and are arranged around a pixel region. A different arrangement of spacers are in a center region and an edge region of the display region. The different arrangement may correspond to at least one of a size and a number of the spacers.Type: GrantFiled: May 23, 2019Date of Patent: August 17, 2021Assignee: SAMSUNG DISPLAY CO., LTD.Inventor: Sungun Park
-
Patent number: 11088175Abstract: The disclosure discloses a display panel, a method for driving the same, and a display device, where a control electrode is arranged on the side of an active layer of a thin film transistor away from a gate electrode, and the thickness of a buffer layer between the control electrode and the active layer is controlled so that the buffer layer is thicker than a gate insulation layer between the gate electrode and the active layer, to adjust the distance between the control electrode and the active layer to be larger than the distance between the gate electrode and the active layer; and at least when a gate off voltage is applied to the gate electrode so that the thin film transistor is switched off, a first control voltage is applied to the control electrode to vary a voltage Vg of the thin film transistor.Type: GrantFiled: October 20, 2017Date of Patent: August 10, 2021Assignee: XIAMEN TIANMA MICRO-ELECTRONICS CO., LTD.Inventor: Liang Wen
-
Patent number: 11088095Abstract: The present disclosure relates to a package structure. The package structure includes a semiconductor device, a first molding compound, a through-via, first and second dielectric layers, and a second molding compound in contact with a sidewall of the first dielectric layer. The first molding compound is in contact with a sidewall of the semiconductor device. The through-via is formed in the first molding compound and electrically connected to the semiconductor device. The first and second dielectric layers are formed at upper and lower sides of the semiconductor device. The at least one redistribution line is formed in the first dielectric layer and electrically connected to the semiconductor device and the through-via. The second molding compound is in contact with a sidewall of the first dielectric layer. The at least one redistribution line comprises an ESD-protection feature or a MIM (metal-insulator-metal) feature.Type: GrantFiled: March 7, 2019Date of Patent: August 10, 2021Assignee: Nanya Technology CorporationInventor: Liang-Pin Chou
-
Patent number: 11081623Abstract: Oxygen controlled PVD AlN buffers for GaN-based optoelectronic and electronic devices is described. Methods of forming a PVD AlN buffer for GaN-based optoelectronic and electronic devices in an oxygen controlled manner are also described. In an example, a method of forming an aluminum nitride (AlN) buffer layer for GaN-based optoelectronic or electronic devices involves reactive sputtering an AlN layer above a substrate, the reactive sputtering involving reacting an aluminum-containing target housed in a physical vapor deposition (PVD) chamber with a nitrogen-containing gas or a plasma based on a nitrogen-containing gas. The method further involves incorporating oxygen into the AlN layer.Type: GrantFiled: December 19, 2019Date of Patent: August 3, 2021Assignee: Applied Materials, Inc.Inventors: Mingwei Zhu, Nag B. Patibandla, Rongjun Wang, Daniel Lee Diehl, Vivek Agrawal, Anantha Subramani
-
Patent number: 11081458Abstract: Methods of reflowing electrically conductive elements on a wafer may involve directing a laser beam toward a region of a surface of a wafer supported on a film of a film frame to reflow at least one electrically conductive element on the surface of the wafer. In some embodiments, the wafer may be detached from a carrier substrate and be secured to the film frame before laser reflow. Apparatus for performing the methods, and methods of repairing previously reflowed conductive elements on a wafer are also disclosed.Type: GrantFiled: February 15, 2018Date of Patent: August 3, 2021Assignee: Micron Technology, Inc.Inventor: James M. Derderian
-
Patent number: 11069625Abstract: A method for forming a package structure and method for forming the same are provided. The method includes forming a package layer over a substrate, and forming a first dielectric layer over the package layer. The method further includes forming a first alignment mark and a second alignment mark over the first dielectric layer. The method includes forming a second dielectric layer over the first dielectric layer and removing a portion of the second dielectric layer to form a first trench to expose the first alignment mark, and to form a first opening to expose the second alignment.Type: GrantFiled: December 24, 2018Date of Patent: July 20, 2021Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Cheng-Hsien Hsieh, Li-Han Hsu, Wei-Cheng Wu, Hsien-Wei Chen, Der-Chyang Yeh, Chi-Hsi Wu
-
Patent number: 11069671Abstract: In an embodiment, a method includes: aligning a first package component with a second package component, the first package component having a first region and a second region, the first region including a first conductive connector, the second region including a second conductive connector; performing a first laser shot on a first portion of a top surface of the first package component, the first laser shot reflowing the first conductive connector of the first region, the first portion of the top surface of the first package component completely overlapping the first region; and after performing the first laser shot, performing a second laser shot on a second portion of the top surface of the first package component, the second laser shot reflowing the second conductive connector of the second region, the second portion of the top surface of the first package component completely overlapping the second region.Type: GrantFiled: October 1, 2018Date of Patent: July 20, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hao-Jan Pei, Hsiu-Jen Lin, Wei-Yu Chen, Philip Yu-Shuan Chung, Chia-Shen Cheng, Kuei-Wei Huang, Ching-Hua Hsieh, Chung-Shi Liu, Chen-Hua Yu
-
Patent number: 11069837Abstract: A light emitting diode (LED) includes a n-doped semiconductor material layer located over a substrate, an active region including an optically active compound semiconductor layer stack configured to emit light located over the n-doped semiconductor material layer, a p-doped semiconductor material layer located over the active region and containing a nickel doped surface region, a conductive layer contacting the nickel doped surface region of the p-doped semiconductor material, and a device-side bonding pad layer electrically connected to the conductive layer.Type: GrantFiled: April 19, 2019Date of Patent: July 20, 2021Assignee: GLO ABInventors: Fariba Danesh, Max Batres, Michael J. Cich, Zhen Chen
-
Patent number: 11062988Abstract: A semiconductor structure is disclosed. The semiconductor structure includes: a polymer base layer; a backside redistribution layer (RDL) over the polymer base layer; a molding layer over the backside RDL; a polymer layer over the molding layer; a front side RDL over the polymer layer; and a metal-insulator-metal (MIM) capacitor vertically passing through the molding layer, the MIM capacitor including a first electrode, an insulation layer and a second electrode, wherein the insulation layer surrounds the first electrode, and the second electrode surrounds the insulation layer, and the molding layer surrounds the second electrode. An associated method for manufacturing a semiconductor structure is also disclosed.Type: GrantFiled: May 6, 2020Date of Patent: July 13, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Wen-Shiang Liao, Chewn-Pu Jou
-
Patent number: 11056646Abstract: An integrated circuit device can include a plurality of access transistors formed in a substrate having control terminals connected to word lines that extend in a first direction; a plurality of two-terminal programmable impedance elements formed over the substrate; at least one conductive plate structure formed on and having a common conductive connection to, the programmable impedance elements, and extending in at least the first direction; a plurality of storage contacts that extend from a first current terminal of each access transistor to one of the programmable impedance elements; a plurality of bit lines formed over the at least one conductive plate structure, the bit lines extending in a second direction different from the first direction; and a plurality of bit line contacts that extend from a second current terminal of each access transistor through openings in the at least one plate structure to one of the bit lines.Type: GrantFiled: July 20, 2016Date of Patent: July 6, 2021Assignee: Adesto Technologies CorporationInventors: Mark T. Ramsbey, Venkatesh P. Gopinath, Jeffrey Allan Shields, Kuei Chang Tsai, Chakravarthy Gopalan, Michael A. Van Buskirk
-
Patent number: 11024703Abstract: A semiconductor device includes a substrate having a first conductivity type, a first well formed in the substrate and having a second conductivity type, a first diffusion region formed in the first well and having the first conductivity type, a first interlayer dielectric layer disposed over the first well and the first diffusion region, and a resistor wire formed of a conductive material and embedded in the first interlayer dielectric layer. The resistor wire overlaps the first diffusion region and at least partially overlaps the first well in plan view.Type: GrantFiled: June 29, 2020Date of Patent: June 1, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yu-Chiun Lin, Po-Nien Chen, Chen Hua Tsai, Chih-Yung Lin
-
Patent number: 11011676Abstract: Fabrication of gallium nitride-based light devices with physical vapor deposition (PVD)-formed aluminum nitride buffer layers is described. Process conditions for a PVD AlN buffer layer are also described. Substrate pretreatments for a PVD aluminum nitride buffer layer are also described. In an example, a method of fabricating a buffer layer above a substrate involves pre-treating a surface of a substrate. The method also involves, subsequently, reactive sputtering an aluminum nitride (AlN) layer on the surface of the substrate from an aluminum-containing target housed in a physical vapor deposition (PVD) chamber with a nitrogen-based gas or plasma.Type: GrantFiled: June 15, 2016Date of Patent: May 18, 2021Assignee: Applied Materials, Inc.Inventors: Mingwei Zhu, Rongjun Wang, Nag B. Patibandla, Xianmin Tang, Vivek Agrawal, Cheng-Hsiung Tsai, Muhammad Rasheed, Dinesh Saigal, Praburam Gopal Raja, Omkaram Nalamasu, Anantha Subramani
-
Patent number: 10998269Abstract: A semiconductor structure with an improved metal structure is described. The semiconductor structure can include a substrate having an upper surface, an interconnect layer over the upper surface, and an additional structure deposited over the interconnect layer. The interconnect layer can include a patterned seed layer over the substrate, at least two metal lines over the seed layer, and a dielectric material between adjacent metal lines. A barrier layer can be deposited over the at least two metal lines. Methods of making the semiconductor structures are also described.Type: GrantFiled: June 22, 2020Date of Patent: May 4, 2021Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Wen-Jiun Liu, Chen-Yuan Kao, Hung-Wen Su, Ming-Hsing Tsai, Syun-Ming Jang
-
Patent number: 10978462Abstract: A method for forming a semiconductor device structure is provided. The method includes forming a gate stack and a conductive layer over a semiconductor substrate. The method includes forming a negative photoresist layer to cover the gate stack and a first portion of the conductive layer over the isolation structure and expose a second portion of the conductive layer. The method includes forming a mask layer over the negative photoresist layer and the conductive layer. The mask layer has trenches over the second portion of the conductive layer and an edge portion of the negative photoresist layer, and a thickness of the edge portion decreases in a direction away from the gate stack.Type: GrantFiled: October 24, 2019Date of Patent: April 13, 2021Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Ching-Yen Hsaio, Cheng-Ming Wu, Shih-Lu Hsu, Chien-Hsian Wang
-
Patent number: 10978455Abstract: A semiconductor memory cell includes a floating body region configured to be charged to a level indicative of a state of the memory cell selected from at least first and second states. A first region of the memory cell is in electrical contact with the floating body region. A second region of the memory cell is spaced apart from the first region and is also in electrical contact with the floating body region. A gate is positioned between the first and second regions. A back-bias region is configured to generate impact ionization when the memory cell is in one of the first and second states, and the back-bias region is configured so as not to generate impact ionization when the memory cell is in the other of the first and second states.Type: GrantFiled: March 23, 2020Date of Patent: April 13, 2021Assignee: Zeno Semiconductor, Inc.Inventors: Yuniarto Widjaja, Jin-Woo Han, Benjamin S. Louie
-
Patent number: 10971477Abstract: A device is provided, including: a first device package including: a first redistribution structure including a first redistribution line and a second redistribution line; a die on the first redistribution structure; a first via coupled to a first side of the first redistribution line; a second via coupled to a first side of the second redistribution line and extending through the second redistribution line; an encapsulant surrounding the die, the first via, and the second via; and a second redistribution structure over the encapsulant, the second redistribution structure electrically connected to the die, the first via, and the second via; a first conductive connector coupled to a second side of the first redistribution line, the first conductive connector disposed along a different axis than a longitudinal axis of the first via; and a second conductive connector coupled to a second side of the second redistribution line, the second conductive connector disposed along a longitudinal axis of the second via.Type: GrantFiled: April 22, 2019Date of Patent: April 6, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Hua Yu, Ming Hung Tseng, Yen-Liang Lin, Tzu-Sung Huang, Tin-Hao Kuo, Hao-Yi Tsai