Patents Examined by Leonard Chang
-
Patent number: 8497533Abstract: An embodiment is directed to a method of fabricating a semiconductor memory device, the method including preparing a substrate having a cell array region and a contact region, forming a thin film structure on the substrate, including forming sacrificial film patterns isolated horizontally by a lower isolation region, the lower isolation region traversing the cell array region and the contact region, and forming sacrificial films sequentially stacked on the sacrificial film patterns, and forming an opening that penetrates the thin film structure to expose the lower isolation region of the cell array region, the opening being restrictively formed in the cell array region.Type: GrantFiled: July 20, 2012Date of Patent: July 30, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Sungwoo Hyun, Byeongchan Lee, Sunghil Lee
-
Patent number: 8497194Abstract: Some embodiments include methods of forming one or more doped regions in a semiconductor substrate. Plasma doping may be used to form a first dopant to a first depth within the substrate. The first dopant may then be impacted with a second dopant to knock the first dopant to a second depth within the substrate. In some embodiments the first dopant is p-type (such as boron) and the second dopant is neutral type (such as germanium). In some embodiments the second dopant is heavier than the first dopant.Type: GrantFiled: November 12, 2012Date of Patent: July 30, 2013Assignee: Micron Technology, Inc.Inventors: Lequn Jennifer Liu, Shu Qin, Allen McTeer, Yongjun Jeff Hu
-
Patent number: 8490488Abstract: A sensor system uses positive closed-loop feedback to provide energy waves into a medium. A sensor comprises a transducer (604), a propagating structure (602), and a reflecting surface (606). A parameter is applied to the propagating structure that affects the medium. The sensor is coupled to a propagation tuned oscillator (416) that forms the positive closed-loop feedback path with the sensor. The propagation tuned oscillator (416) includes an edge-detect receiver (200) that generates a pulse upon sensing a wave front of an energy wave in propagating structure (602). The edge-detect receiver (100) is in the feedback path that continues emitting energy waves into the propagating structure (602). The edge-detect receiver (200) comprises a preamplifier (212), a differentiator (214), a digital pulse circuit (216), and a deblank circuit (218). The transit time, phase, or frequency is measured of the propagating energy waves and correlated to the parameter being measured.Type: GrantFiled: June 29, 2010Date of Patent: July 23, 2013Assignee: Orthosensor IncInventors: Marc Stein, Andrew Kelly
-
Patent number: 8485021Abstract: A measuring head is provided for an air micrometer which is capable of measuring an amount of eccentricity between a main spindle and a bush hole. A measuring head (41) includes a measuring-head body portion (42) and a measuring-head tip portion (43), in which: a first measurement air nozzle (51A) and a second measurement air nozzle (51B) are each formed in the measuring-head tip portion to extend in a radial direction of the measuring-head tip portion, and also formed to have an angle of 180 degrees with respect to each other in a circumferential direction of the measuring-head tip portion; individual measurement air supply passages corresponding to the respective measurement air nozzles are formed in the measuring-head body portion; and measurement air is supplied to the measurement air nozzles from the individual measurement air supply passages, respectively.Type: GrantFiled: January 16, 2009Date of Patent: July 16, 2013Assignee: Mitsubishi Heavy Industries, Ltd.Inventor: Noritaka Fujimura
-
Patent number: 8481376Abstract: Methods of fabricating transistor in which a first Group III nitride layer is formed on a substrate in a reactor, and a second Group III nitride layer is formed on the first Group III nitride layer. An insulating layer such as, for example, a silicon nitride layer is formed on the second Group III nitride layer in-situ in the reactor. The substrate including the first Group III nitride layer, the second group III nitride layer and the silicon nitride layer is removed from the reactor, and the silicon nitride layer is patterned to form a first contact hole that exposes a first contact region of the second Group III nitride layer. A metal contact is formed on the first contact region of the second Group III nitride layer.Type: GrantFiled: January 20, 2011Date of Patent: July 9, 2013Assignee: Cree, Inc.Inventors: Adam William Saxler, Scott T. Sheppard
-
Patent number: 8470627Abstract: A method for manufacturing a semiconductor light emitting device is provided. The device includes: an n-type semiconductor layer; a p-type semiconductor layer; and a light emitting unit provided between the n-type semiconductor layer and the p-type semiconductor layer. The method includes: forming a buffer layer made of a crystalline AlxGa1-xN (0.8?x?1) on a first substrate made of c-plane sapphire and forming a GaN layer on the buffer layer; stacking the n-type semiconductor layer, the light emitting unit, and the p-type semiconductor layer on the GaN layer; and separating the first substrate by irradiating the GaN layer with a laser having a wavelength shorter than a bandgap wavelength of GaN from the first substrate side through the first substrate and the buffer layer.Type: GrantFiled: November 8, 2012Date of Patent: June 25, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Yasuo Ohba, Kei Kaneko, Toru Gotoda, Hiroshi Katsuno, Mitsuhiro Kushibe
-
Patent number: 8470682Abstract: A method of forming a semiconductor structure includes forming at least one trench in an insulator layer formed on a substrate. A distance between a bottom edge of the at least one trench and a top surface of a substrate is shorter than a distance between an uppermost surface of the insulator layer and the top surface of the substrate. The method also includes: forming a resistor on the insulator layer and extending into the at least one trench; forming a first contact in contact with the resistor; and forming a second contact in contact with the resistor such that current is configured to flow from the first contact to the second contact through a central portion of the resistor.Type: GrantFiled: December 14, 2010Date of Patent: June 25, 2013Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Jed H. Rankin, Robert R. Robison
-
Patent number: 8466020Abstract: Provided is a method of manufacturing a semiconductor device which can form a high-performance photodiode in which variation in output characteristics and performance deterioration are suppressed. A prescribed gate metal is used to form a shield section 34a that covers a portion of a first semiconductor layer 30a for a photodiode that becomes an intrinsic semiconductor region on a gate insulating film 29 and to form first to fourth gate electrodes 34b to 34e that cover portions of respective second to fifth semiconductor layers 30b to 30e for thin film transistors that become channel regions on the gate insulating film 29. Then, using the shield section 34a as a mask, an n-type region and p-type region are formed in the first semiconductor layer 30a. Then, the shield section 34a is removed.Type: GrantFiled: April 6, 2010Date of Patent: June 18, 2013Assignee: Sharp Kabushiki KaishaInventor: Hiroyuki Kaigawa
-
Patent number: 8461032Abstract: A method of tailoring the dopant profile of a substrate by utilizing two different dopants, each having a different diffusivity is disclosed. The substrate may be, for example, a solar cell. By introducing two different dopants, such as by ion implantation, furnace diffusion, or paste, it is possible to create the desired dopant profile. In addition, the dopants may be introduced simultaneously, partially simultaneously, or sequentially. Dopant pairs preferably consist of one lighter species and one heavier species, where the lighter species has a greater diffusivity. For example, dopant pairs such as boron and gallium, boron and indium, phosphorus and arsenic, and phosphorus and antimony, can be utilized.Type: GrantFiled: March 4, 2009Date of Patent: June 11, 2013Assignee: Varian Semiconductor Equipment Associates, Inc.Inventors: Nicholas Bateman, Atul Gupta, Christopher Hatem, Deepak Ramappa
-
Patent number: 8461009Abstract: Process for enhancing strain in a channel with a stress liner, spacer, process for forming integrated circuit and integrated circuit. A first spacer composed of an first oxide and first nitride layer is applied to a gate electrode on a substrate, and a second spacer composed of a second oxide and second nitride layer is applied. Deep implanting of source and drain in the substrate occurs, and removal of the second nitride, second oxide, and first nitride layers.Type: GrantFiled: February 28, 2006Date of Patent: June 11, 2013Assignees: International Business Machines Corporation, Chartered Semiconductor Manufacturing Ltd.Inventors: Atul C. Ajmera, Christopher V. Baiocco, Xiangdong Chen, Wenzhi Gao, Young Way Teh
-
Patent number: 8455346Abstract: According to one embodiment, a method is disclosed for manufacturing a nonvolatile memory device. The nonvolatile memory device includes a memory cell connected to a first interconnect and a second interconnect. The method can include forming a first electrode film on the first interconnect. The method can include forming a layer including a plurality of carbon nanotubes dispersed inside an insulator on the first electrode film. At least one carbon nanotube of the plurality of carbon nanotubes is exposed from a surface of the insulator. The method can include forming a second electrode film on the layer. In addition, the method can include forming a second interconnect on the second electrode film.Type: GrantFiled: March 30, 2011Date of Patent: June 4, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Yasuhiro Nojiri, Hiroyuki Fukumizu, Shinichi Nakao, Kei Watanabe, Kazuhiko Yamamoto, Ichiro Mizushima, Yoshio Ozawa
-
Patent number: 8455292Abstract: A method for forming a photodetector device includes forming waveguide feature on a substrate, and forming a photodetector feature including a germanium (Ge) film, the Ge film deposited on the waveguide feature using a plasma enhanced chemical vapor deposition (PECVD) process, the PECVD process having a deposition temperature from about 500° C. to about 550° C., and a deposition pressure from about 666.612 Pa to about 1066.579 Pa.Type: GrantFiled: September 9, 2011Date of Patent: June 4, 2013Assignee: International Business Machines CorporationInventors: Solomon Assefa, Pratik P. Joshi, Deborah A. Neumayer
-
Patent number: 8445385Abstract: Memory cells, and methods of forming such memory cells are provided that include a steering element coupled to a carbon-based reversible resistivity-switching material. In particular embodiments, methods in accordance with this invention etch a carbon nano-tube (“CNT”) film formed over a substrate, the methods including coating the substrate with a masking layer, patterning the masking layer, and etching the CNT film through the patterned masking layer using a non-oxygen based chemistry. Other aspects are also described.Type: GrantFiled: April 10, 2009Date of Patent: May 21, 2013Assignee: SanDisk 3D LLCInventors: April D. Schricker, Andy Fu, Michael Konevecki, Steven Maxwell
-
Patent number: 8441021Abstract: To achieve enlargement and high definition of a display portion, a single crystal semiconductor film is used as a transistor in a pixel, and the following steps are included: bonding a plurality of single crystal semiconductor substrates to a base substrate; separating part of the plurality of single crystal semiconductor substrates to form a plurality of regions each comprising a single crystal semiconductor film over the base substrate; forming a plurality of transistors each comprising the single crystal semiconductor film as a channel formation region; and forming a plurality of pixel electrodes over the region provided with the single crystal semiconductor film and a region not provided with the single crystal semiconductor film. Some of the transistors electrically connecting to the pixel electrodes formed over the region not provided with the single crystal semiconductor film are formed in the region provided with the single crystal semiconductor film.Type: GrantFiled: August 6, 2012Date of Patent: May 14, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Kunio Hosoya, Saishi Fujikawa, Takahiro Kasahara
-
Patent number: 8440535Abstract: A phase change memory may include an ovonic threshold switch formed over an cyanic memory. In one embodiment, the switch includes a chalcogenide layer that overlaps an underlying electrode. Then, edge damage, due to etching the chalcogenide layer, may be isolated to reduce leakage current.Type: GrantFiled: May 3, 2012Date of Patent: May 14, 2013Assignee: Ovonyx, Inc.Inventor: Charles H. Dennison
-
Patent number: 8426298Abstract: A semiconductor structure includes a semiconductor substrate, and an NMOS device at a surface of the semiconductor substrate, wherein the NMOS device comprises a Schottky source/drain extension region. The semiconductor structure further includes a PMOS device at the surface of the semiconductor substrate, wherein the PMOS device comprises a source/drain extension region comprising only non-metal materials. Schottky source/drain extension regions may be formed for both PMOS and NMOS devices, wherein the Schottky barrier height of the PMOS device is reduced by forming the PMOS device over a semiconductor layer having a low valence band.Type: GrantFiled: May 23, 2011Date of Patent: April 23, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Hsin Ko, Hung-Wei Chen, Chung-Hu Ke, Wen-Chin Lee
-
Patent number: 8426223Abstract: Wafer edge inspection approaches are disclosed wherein an imaging device captures at least one image of an edge of a wafer. The at least one image can be analyzed in order to identify an edge bead removal line. An illumination system having a diffuser can further be used in capturing images.Type: GrantFiled: September 8, 2009Date of Patent: April 23, 2013Assignee: Rudolph Technologies, Inc.Inventors: Christopher Voges, Ajay Pai, Antony Ravi Philip, Tuan D. Le
-
Patent number: 8415253Abstract: Low-temperature in-situ techniques are provided for the removal of oxide from a silicon surface during CMOS epitaxial processing. Oxide is removed from a semiconductor wafer having a silicon surface, by depositing a SiGe layer on the silicon surface; etching the SiGe layer from the silicon surface at a temperature below 700 C (and above, for example, approximately 450 C); and repeating the depositing and etching steps a number of times until a contaminant is substantially removed from the silicon surface. In one variation, the deposited layer comprises a group IV semiconductor material and/or an alloy thereof.Type: GrantFiled: March 30, 2011Date of Patent: April 9, 2013Assignee: International Business Machinees CorporationInventors: Thomas N. Adam, Stephen W. Bedell, Alexander Reznicek, Devendra K. Sadana
-
Patent number: 8415175Abstract: A semiconductor wafer includes multiple dies and a die identification region adjacent to or on each die. The die identification region can include a wafer indicator and a pattern of die locations representing die locations on the wafer. A die identification marker is provided in each pattern of die locations in the die identification region specifying a location of a respective die on the wafer.Type: GrantFiled: June 15, 2011Date of Patent: April 9, 2013Assignee: Truesense Imaging, Inc.Inventors: Shen Wang, Robert P. Fabinski, James E. Doran, Laurel J. Pace, Eric J. Meisenzahl
-
Patent number: 8409951Abstract: Methods for fabricating control gates in non-volatile storage are disclosed. When forming stacks for floating gate memory cells and transistor control gates, a sacrificial material may be formed at the top of the stacks. After insulation is formed between the stacks, the sacrificial material may be removed to reveal openings. In some embodiments, cutouts are then formed in regions in which control gates of transistors are to be formed. Metal is then formed in the openings, which may include the cutout regions. Therefore, floating gate memory cells having at least partially metal control gates and transistors having at least partially metal control gates may be formed in the same process. A barrier layer may be formed prior to depositing the metal in order to prevent silicidation of polysilicon in the control gates.Type: GrantFiled: April 4, 2012Date of Patent: April 2, 2013Assignee: SanDisk Technologies Inc.Inventors: Jarrett Jun Liang, Vinod Robert Purayath, Takashi Whitney Orimoto