Patents Examined by Luan C Thai
-
Patent number: 10720388Abstract: A package includes a device die, and an encapsulating material encapsulating the device die therein. The encapsulating material has a top surface coplanar with a top surface of the device die. A coil extends from the top surface to a bottom surface of the encapsulating material, and the device die is in the region encircled by the coil. At least one dielectric layer is formed over the encapsulating material and the coil. A plurality of redistribution lines is in the at least one dielectric layer. The coil is electrically coupled to the device die through the plurality of redistribution lines.Type: GrantFiled: November 15, 2018Date of Patent: July 21, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Chiang-Jui Chu, Chung-Shi Liu, Hao-Yi Tsai, Ming Hung Tseng, Hung-Yi Kuo
-
Patent number: 10720399Abstract: A semiconductor package includes an encapsulated semiconductor device, a first redistribution structure, an insulating layer, and an antenna. The encapsulated semiconductor device includes a semiconductor device encapsulated by an encapsulation material. The redistribution structure is disposed on a first side the encapsulated semiconductor device and electrically connected to the semiconductor device. The insulating layer is disposed on a second side of the encapsulated semiconductor device and comprises a groove pattern. The antenna is filled the groove pattern, wherein an upper surface of the antenna is substantially coplanar with an upper surface of the insulating layer.Type: GrantFiled: October 25, 2018Date of Patent: July 21, 2020Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Fang-Yu Liang, Ching-Feng Yang, Kai-Chiang Wu
-
Patent number: 10714416Abstract: A semiconductor package includes a circuit pattern extending in a horizontal direction. The circuit pattern is conductive. A first insulation layer is disposed on the circuit pattern. A semiconductor chip is disposed on the first insulation layer. The first insulation layer includes first protrusions which protrude from a bottom surface of the first insulation layer, penetrate through at least a portion of the circuit pattern, and have a mesh structure. A second protrusion protrudes from the bottom surface of the first insulation layer and penetrates at least a portion of the circuit pattern. The second protrusion is spaced apart from the semiconductor chip in the horizontal direction. The second protrusion has a width in the horizontal direction wider than that of each of the first protrusions.Type: GrantFiled: March 25, 2019Date of Patent: July 14, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Bu-won Kim, Dae-ho Lee, Hee-jin Lee
-
Patent number: 10714457Abstract: In an embodiment, a package includes a first package structure including a first die having a first active side and a first back-side, the first active side including a first bond pad and a first insulating layer a second die bonded to the first die, the second die having a second active side and a second back-side, the second active side including a second bond pad and a second insulating layer, the second active side of the second die facing the first active side of the first die, the second insulating layer being bonded to the first insulating layer through dielectric-to-dielectric bonds, and a conductive bonding material bonded to the first bond pad and the second bond pad, the conductive bonding material having a reflow temperature lower than reflow temperatures of the first and second bond pads.Type: GrantFiled: May 13, 2019Date of Patent: July 14, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Chih-Hang Tung, Kuo-Chung Yee
-
Patent number: 10714386Abstract: Integrated circuit interconnect structures having a metal oxide adhesive layer between conductive interconnects and dielectric material, as well as related apparatuses and methods are disclosed herein. For example, in some embodiments, an integrated circuit interconnect structure may include a dielectric layer having 60% or more filler, a conductive layer, and a metal oxide adhesive layer between the dielectric and conductive layers. In some embodiments, the metal oxide adhesive layer may include one or more of aluminum oxide, chromium oxide, and nickel oxide.Type: GrantFiled: January 10, 2019Date of Patent: July 14, 2020Assignee: Intel CorporationInventor: Shruti Rajeev Jaywant
-
Patent number: 10707170Abstract: The invention relates to a power electronic switching device having a substrate, which has a non-conductive insulation layer on which at least one first conductor track 40 and at least one second conductor track 50 are applied. The first conductor track 40 is assigned an electrical DC voltage potential DC+ of the power electronic switching device and the one second conductor track 50 is assigned an electrical AC voltage potential AC of the power electronic switching device. At three first partial power switches are arranged on the first conductor track. At least three second partial power switches are arranged on the second conductor track. The at least three first partial power switches are connected electrically in parallel with each other to form a first parallel circuit and the at least three second partial power switches are electrically connected in parallel with each other to form a second parallel circuit.Type: GrantFiled: March 28, 2019Date of Patent: July 7, 2020Assignee: SEMIKRON ELEKTRONIK GmbH & CO. KGInventor: Christina Ebensperger
-
Patent number: 10699986Abstract: An electronics package includes an electrically conducting support layer; at least one electrically conducting outer layer; at least two power electronics components arranged on different sides of the support layer and electrically interconnected with the support layer and with the at least one outer layer; and isolation material, in which the support layer and the at least two power electronics components are embedded, the support layer and the at least one outer layer are laminated together with the isolation material; and a cooling channel for conducting a cooling fluid through the electronics package, the cooling channel runs between the at least two power electronics components through the support layer.Type: GrantFiled: December 27, 2018Date of Patent: June 30, 2020Assignee: ABB Schweiz AGInventors: Daniel Kearney, Jürgen Schuderer, Slavo Kicin, Liliana Duarte
-
Patent number: 10700027Abstract: Implementations of semiconductor packages may include: a silicon die including a pad, the pad including aluminum and copper; a passivation layer over at least a portion of the silicon die and a layer of one of a polyimide (PI) a polybenzoxazole (PBO), or a polymer resin coupled to the passivation layer. The package may include a first copper layer coupled over the pad, the first copper layer being about 1 microns to about 20 microns thick; a second copper layer coupled over the first copper layer, the second copper layer may be about 5 microns to about 40 microns thick; where a width of the first copper layer above the pad may be wider than a width of the second copper layer above the pad. The first and second copper layers may be configured to bond with a heavy copper wire or solder with a copper clip.Type: GrantFiled: December 10, 2018Date of Patent: June 30, 2020Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventor: Yusheng Lin
-
Patent number: 10700074Abstract: A semiconductor device can include a plurality of landing pads arranged according to a layout on a substrate, wherein a cross-sectional shape of each of the landing pads has a diamond shape so that opposing interior angles of the diamond shape are equal to one another and adjacent interior angles of the diamond shape are unequal to one another.Type: GrantFiled: February 5, 2020Date of Patent: June 30, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jun-Kyum Kim, Jung-Woo Seo, Sung-Un Kwon
-
Patent number: 10692734Abstract: Methods and apparatus for processing a substrate and etching a nickel silicide layer are provided herein. In some embodiments, a method of etching a nickel silicide film in a semiconductor device include: contacting a nickel silicide film disposed on a substrate in a process chamber with an etching gas sufficient to form one or more soluble or volatile products in order to reduce or eliminate re-deposition of products formed from the nickel silicide film upon the nickel silicide film.Type: GrantFiled: October 25, 2018Date of Patent: June 23, 2020Assignee: APPLIED MATERIALS, INC.Inventors: Jong Mun Kim, Chentsau Chris Ying, He Ren, Srinivas D. Nemani, Ellie Yieh
-
Patent number: 10692805Abstract: A semiconductor package includes a semiconductor chip having a first surface on which connection pads are disposed and a second surface opposing the first surface; a connection member including a first insulating layer disposed on the first surface of the semiconductor chip, a wiring pattern disposed on the first insulating layer and having a top surface of which an edge is rounded, a via penetrating through the first insulating layer and electrically connecting the connection pads to the wiring pattern, and a second insulating layer disposed on the first insulating layer and covering the wiring pattern; and an encapsulant disposed on the connection member and encapsulating the semiconductor chip.Type: GrantFiled: October 25, 2018Date of Patent: June 23, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Da Hee Kim
-
Patent number: 10679948Abstract: A semiconductor device includes first and second inspection mark regions having the same pattern including a plurality of overlay inspection marks, a first element region having a portion overlapping with the first inspection mark region, and a second element region having a portion overlapping with the second inspection mark region. The first and second element regions are adjacent to each other and have different areas. The first element region includes a first pattern aligned with a plurality of first overlay inspection marks. The second element region includes a second pattern aligned with a plurality of second overlay inspection marks.Type: GrantFiled: November 19, 2018Date of Patent: June 9, 2020Assignee: TowerJazz Panasonic Semiconductor Co., Ltd.Inventors: Takahisa Ogawa, Mitsunori Fukura, Nobuyoshi Takahashi
-
Patent number: 10679958Abstract: A multi-device package includes a substrate, at least two device regions, a first redistribution layer, an external chip and a plurality of first connectors. The two device regions are formed from the substrate, and the first redistribution layer is disposed on the substrate and electrically connected to the two device regions. The external chip is disposed on the first redistribution layer, and the first connectors are interposed between the first redistribution layer and the external chip to interconnect the two.Type: GrantFiled: November 19, 2018Date of Patent: June 9, 2020Assignee: Micron Technology, Inc.Inventors: Shih-Fan Kuan, Yi-Jen Lo
-
Patent number: 10679985Abstract: Embodiments of 3D memory devices and methods for forming the same are disclosed. In an example, a 3D memory device includes a memory stack including interleaved conductive layers and dielectric layers, a channel structure extending vertically through the memory stack, and a semiconductor layer above the memory stack. The channel structure includes a channel plug in a lower portion of the channel structure, a memory film along a sidewall of the channel structure, and a semiconductor channel over the memory film and in contact with the channel plug. The semiconductor layer includes a semiconductor plug above and in contact with the semiconductor channel.Type: GrantFiled: November 17, 2018Date of Patent: June 9, 2020Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Shasha Liu, Li Hong Xiao, EnBo Wang, Feng Lu, Qianbin Xu
-
Patent number: 10665548Abstract: An integrated circuit device or devices is presented that include internal connection ports to transmit data to or receive data from a first portion of the integrated circuit device. The integrated circuit device(s) also include external connection ports to transmit data to or receive data from outside the integrated circuit device, such as between integrated circuit devices. The integrated circuit device also includes remapping circuitry that remaps from a first connection between a first internal connection port of the internal connection ports and a first external connection port of the external connection ports to a second connection between a second internal connection port of the internal connection ports and a second external connection port of the external connection ports.Type: GrantFiled: September 17, 2018Date of Patent: May 26, 2020Assignee: Intel CorporationInventor: Chee Hak Teh
-
Patent number: 10658259Abstract: The present disclosure relates to a mold module that includes a device layer, a number of first bump structures, a first mold compound, a stop layer, and a second mold compound. The device layer includes a number of input/output (I/O) contacts at a top surface of the device layer. Each first bump structure is formed over the device layer and electronically coupled to a corresponding I/O contact. The first mold compound resides over the device layer, and a portion of each first bump structure is exposed through the first mold compound. The stop layer is formed underneath the device layer. The second mold compound resides underneath the stop layer, such that the stop layer separates the device layer from the second mold compound.Type: GrantFiled: May 30, 2018Date of Patent: May 19, 2020Assignee: Qorvo US, Inc.Inventors: Julio C. Costa, Merrill Albert Hatcher, Jr., Peter V. Wright, Jon Chadwick
-
Patent number: 10651113Abstract: An end of a high-voltage electrode (5) is connected to a high-voltage terminal of a semiconductor device (1). An end of a low-voltage electrode (6) is connected to a low-voltage terminal of the semiconductor device (1). A resin (15) seals the semiconductor device (1), the end of the high-voltage electrode (5), and the end of the low-voltage electrode (6). A first discharge electrode (16) is provided to a portion of the high-voltage electrode (5) not covered by the resin (15). A second discharge electrode (17) is provided to a portion of the low-voltage electrode (6) not covered by the resin (15). The first and second discharge electrodes (16,17) protrude to face each other.Type: GrantFiled: May 31, 2016Date of Patent: May 12, 2020Assignee: Mitsubishi Electric CorporationInventors: Kazuhiro Nishimura, Atsunobu Kawamoto, Koji Yamamoto
-
Patent number: 10651142Abstract: A micro-connection structure is provided. The micro-connection structure includes an under bump metallurgy (UBM) pad, a bump and an insulating ring. The UBM pad is electrically connected to at least one metallic contact of a substrate. The bump is disposed on the UBM pad and electrically connected with the UBM pad. The insulating ring surrounds the bump and the UBM pad. The bump is separate from the insulating ring with a distance and the bump is isolated by a gap between the insulating ring and the bump.Type: GrantFiled: May 6, 2019Date of Patent: May 12, 2020Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Wen-Hsiung Lu, Chen-Shien Chen, Chen-En Yen, Cheng-Jen Lin, Chin-Wei Kang, Kai-Jun Zhan
-
Patent number: 10651079Abstract: In a method for manufacturing a semiconductor device, a first interlayer dielectric layer is formed over a substrate. First recesses are formed in the first interlayer dielectric layer. First metal wirings are formed in the first recesses. A first etch-resistance layer is formed in a surface of the first interlayer dielectric layer between the first metal wirings but not on upper surfaces of the first metal wirings. A first insulating layer is formed on the first etch-resistance layer and the upper surfaces of the first metal wirings.Type: GrantFiled: December 17, 2018Date of Patent: May 12, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTUING CO., LTD.Inventors: Jeng Chang Her, Cha-Hsin Chao, Yi-Wei Chiu, Li-Te Hsu, Ying Ting Hsia
-
Patent number: 10651541Abstract: A method of manufacturing a packaged semiconductor device including forming an assembly by coupling a semiconductor die and an antenna by way of a substrate, contacting with a conformal structure at least a portion of a first surface of the antenna, and encapsulating the assembly with an encapsulant such that the at least a portion of the first surface of the antenna contacted by the conformal structure is not encapsulated with the encapsulant.Type: GrantFiled: February 27, 2019Date of Patent: May 12, 2020Assignee: NXP USA, INC.Inventors: Scott M. Hayes, Walter Parmon