Patents Examined by Luan Thai
  • Patent number: 7314777
    Abstract: An automated process for performing MEMS packaging including automatically attaching a die to a chip carrier, resulting in a chip carrier assembly, automatically moving the chip carrier assembly into a vacuum chamber, wherein the vacuum chamber includes one or more lids therein, automatically securing a lid to the chip carrier assembly within the vacuum chamber, thereby forming a packaged die, and automatically removing the packaged die from the vacuum chamber. Unique vacuum chambers suitable for MEMS packaging are also disclosed.
    Type: Grant
    Filed: November 15, 2004
    Date of Patent: January 1, 2008
    Assignee: Honeywell International Inc.
    Inventors: Jon B. DCamp, Harlan L. Curtis, Lori A. Dunaway, Max C. Glenn
  • Patent number: 7314817
    Abstract: A microelectronic assembly including a plurality of conductive columns extending from a bond pad of a microelectronic device and a conductive adhesive on a land pad of a carrier substrate electrically attached to the conductive columns.
    Type: Grant
    Filed: May 16, 2005
    Date of Patent: January 1, 2008
    Assignee: Intel Corporation
    Inventors: Rajen Dias, Biju Chandran
  • Patent number: 7314820
    Abstract: A carrier-free semiconductor package and a fabrication method thereof are provided. The fabrication method includes the steps of: providing a carrier having a plurality of electrical contacts formed thereon; mounting at least one chip on the carrier; electrically connecting the chip to the electrical contacts via a plurality of bonding wires; forming a coating layer on each of the electrical contacts to encapsulate a bonded end of each of the bonding wires on the electrical contacts; performing a molding process to form an encapsulant for encapsulating the chip, the bonding wires and the electrical contacts; and removing the carrier, such that bottom surfaces of the electrical contacts are exposed from the encapsulant. This obtains a semiconductor package not having a carrier, and the coating layers can enhance adhesion between the electrical contacts and the encapsulant.
    Type: Grant
    Filed: January 24, 2005
    Date of Patent: January 1, 2008
    Assignee: Siliconware Precision Industries Co., Ltd.
    Inventors: Yu-Wei Lin, Fu-Di Tang, Chun-Yuan Li, Terry Tsai, Yu-Ting Ho
  • Patent number: 7309925
    Abstract: A dicing die-bonding film has a supporting substrate, an adhesive layer formed on the supporting substrate, and a die-bonding adhesive layer formed on the adhesive layer, and further has a mark for recognizing the position of the die-bonding adhesive layer. It is possible to provide a dicing die-bonding film in which in the case a semiconductor wafer and the dicing die-bonding film are stuck onto each other, the position of the die-bonding adhesive layer in the film can be recognized.
    Type: Grant
    Filed: December 15, 2004
    Date of Patent: December 18, 2007
    Assignee: Nitto Denko Corporation
    Inventors: Takeshi Matsumura, Masayuki Yamamoto
  • Patent number: 7307340
    Abstract: An electronic module comprises a monolithic microelectronic substrate including at least one integrated circuit die, e.g., a plurality of unseparated memory dice or a mixture of different types of integrated circuit dice. The monolithic substrate further includes a redistribution structure disposed on the at least one integrated circuit die and providing a connector contact coupled to the at least one integrated circuit die. For example, the connector contact may be configured as edge connector contact for the module. The redistribution structure may be configured to provide a passive electronic device, e.g., an inductor, capacitor and/or resistor, electrically coupled to the at least one integrated circuit die and/or the redistribution structure may comprise at least one conductive layer configured to provide electrical connection to a contact pad of an electronic device mounted on the substrate. Methods of fabricating electronic modules are also discussed.
    Type: Grant
    Filed: April 14, 2004
    Date of Patent: December 11, 2007
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Seung Duk Baek, Dong Hyeon Jang, Gu Sung Kim, Kang Wook Lee, Jae Sik Chung
  • Patent number: 7288436
    Abstract: A method for manufacturing a semiconductor chip package may include screen printing an adhesive on a substrate using a screen printing mask. The adhesive may be heated during a first curing process. A semiconductor chip may be attached to the adhesive on the substrate. The adhesive may be heated during a second curing process. The physical property of the adhesive may be transformed before and after a screen printing process to improve the operational performance and/or quality of the adhesive.
    Type: Grant
    Filed: December 6, 2004
    Date of Patent: October 30, 2007
    Assignee: Samsung Electronics, Co., Ltd.
    Inventors: Sang-Young Kim, Gil-Beag Kim, Yong-Jin Jung, Jun-Soo Han, Hyun-Ik Hwang
  • Patent number: 7285459
    Abstract: A flat panel display device having a high capacitance and a high aperture ratio. A thin film transistor and a capacitor are formed on an insulating substrate. The thin film transistor includes a semiconductor layer, a gate electrode and source and drain electrodes. The capacitor has first and second capacitor electrodes and a dielectric layer. An insulating layer is formed over the transistor to insulate the gate electrode from the source and drain electrodes, and a portion of the insulating layer is formed as the dielectric layer between the first and second capacitor electrodes. A non-planar shape of the first capacitor electrode and a conforming shape of the dielectric layer and a second capacitor electrode increase a capacitance of the capacitor. The portion of the insulating layer serving as the capacitor dielectric is formed to be thinner than the portion of the insulating layer formed over the gate electrode.
    Type: Grant
    Filed: February 24, 2005
    Date of Patent: October 23, 2007
    Assignee: Samsung SDI Co., Ltd.
    Inventors: Seong-Moh Seo, Jae-Bon Koo
  • Patent number: 7273770
    Abstract: A structure for a chip or chip package is disclosed, with final passivation and terminal metallurgy which are mechanically decoupled but electrically coupled to the multilayer on-chip interconnects. This decoupling allows the chip to survive packaging stresses in the final passivation region, with strain relief from the decoupling region and compliant leads therein, so that on-chip interconnect levels do not feel these external packaging or other stresses. This structure is particularly preferred for on-chip interconnects consisting of Cu and low-k dielectric, the latter having inferior mechanical properties relative to SiO2. The decoupled region extends over all chips on the wafer. It may also extend into the edgeseal or dicing channel region so as to allow chip dicing and retention of this mechanical decoupling all around every chip on the wafer.
    Type: Grant
    Filed: August 16, 2006
    Date of Patent: September 25, 2007
    Assignee: International Business Machines Corporation
    Inventors: Daniel C. Edelstein, Lee M. Nicholson
  • Patent number: 7274095
    Abstract: A semiconductor device package interposer including a receptacle extending substantially therethrough. Methods for assembling the interposer with one or more semiconductor devices are also disclosed. A film may be secured to a bottom surface of the interposer so as to at least partially cover a bottom end of the receptacle. One or more semiconductor devices are positioned within the receptacle, on the film. Each semiconductor device within the receptacle may then be electrically connected to the interposer. An encapsulant material, which is introduced into the receptacle, extends at least between portions of the outer periphery of each semiconductor device within the receptacle and a peripheral edge of the receptacle. Upon curing, setting, or hardening, the encapsulant material retains each semiconductor device within the receptacle and maintains a lateral position of each semiconductor device with respect to the interposer. Semiconductor device packages and multi-chip modules are also disclosed.
    Type: Grant
    Filed: June 8, 2004
    Date of Patent: September 25, 2007
    Assignee: Micron Technology, Inc.
    Inventors: Setho Sing Fee, Lim Thiam Chye, Steven W. Heppler, Leng Nam Yin, Keith Tan, Patrick Guay, Edmund Lua Koon Tian, Yap Kah Eng, Eric Tan Swee Seng
  • Patent number: 7271499
    Abstract: A semiconductor device comprising: a semiconductor element having a plurality of electrodes; a passivation film formed on the semiconductor element in a region avoiding at least a part of each of the electrodes; a conductive foil provided at a given spacing from the surface on which the passivation film is formed; an external electrodes formed on the conductive foil; intermediate layer formed between the passivation film and the conductive foil to support the conductive foil; and wires electrically connecting the electrodes to the conductive foil; wherein a depression tapered in a direction from the conductive foil to the passivation film if formed under a part of the conductive foil that includes the connection with the external electrodes.
    Type: Grant
    Filed: February 7, 2006
    Date of Patent: September 18, 2007
    Assignee: Seiko Epson Corporation
    Inventor: Nobuaki Hashimoto
  • Patent number: 7271013
    Abstract: A bond pad (10) has a probe region (14) and a wire bond region (12) that are substantially non-overlapping. In one embodiment, the bond pad (10) is connected to a final metal layer pad (16) and extends over an interconnect region (24). The bond pad (10) is formed from aluminum and the final metal layer pad (16) is formed from copper. Separating the probe region (14) from the wire bond region (12) prevents the final metal layer pad (16) from being damaged by probe testing, allowing for more reliable wire bonds. In another embodiment, the probe region (14) extends over a passivation layer (18). In an application requiring very fine pitch between bond pads, the probe regions (14) and wire bond regions (12) of a plurality of bond pads formed in a line may be staggered to increase the distance between the probe regions (14). In addition, forming the bond pads (10) over the interconnect region (24) reduces the size of the integrated circuit.
    Type: Grant
    Filed: December 10, 2004
    Date of Patent: September 18, 2007
    Assignee: Freescale Semiconductor, Inc.
    Inventors: Lois E. Yong, Peter R. Harper, Tu Anh Tran, Jeffrey W. Metz, George R. Leal, Dieu Van Dinh
  • Patent number: 7271076
    Abstract: A method of manufacturing a thin film integrated circuit device according to the present invention includes steps of forming a peel-off layer over a thermally oxidized silicon substrate, forming a plurality of thin film integrated circuit devices over the peel-off layer with a base film interposed therebetween, forming a groove between the plurality of thin film integrated circuit devices, and separating the plurality of thin film integrated circuit devices by introducing one of a gas and a liquid including halogen fluoride into the groove to remove the peel-off layer.
    Type: Grant
    Filed: December 9, 2004
    Date of Patent: September 18, 2007
    Assignee: Semiconductor Energy Laboratory Co., Ltd.
    Inventors: Shunpei Yamazaki, Toru Takayama, Yohei Kanno
  • Patent number: 7268012
    Abstract: Methods for creating redistribution layers for only selected dice, such as known good dice, to form relatively thin semiconductor component assemblies and packages, and the assemblies and packages created by the methods, are disclosed. A sacrificial layer is deposited on a support substrate. An etch stop layer having a lower etch is deposited on the sacrificial layer. Redistribution lines in a dielectric material are formed on the support substrate on the etch stop layer. Semiconductor dice, either singulated or at the wafer level, are connected to the redistribution lines. The assembly may be scribed to allow the sacrificial layer to be etched to enable removal of the semiconductor dice and associated redistribution layer from the support substrate. The etch stop layer is removed to allow access to the redistribution lines for conductive bumping.
    Type: Grant
    Filed: August 31, 2004
    Date of Patent: September 11, 2007
    Assignee: Micron Technology, Inc.
    Inventors: Tongbi Jiang, Li Li, William M. Hiatt
  • Patent number: 7264992
    Abstract: A removable Flash integrated memory module card has a plastic shell and an integral Flash memory module. On the backside of the card, there are exposed contact pads. When the card is inserted into a card-hosting device, the card can communicate with the device through the exposed pads. The manufacturing method includes manufacturing of the memory module and utilizing plastic molding techniques for making the card outer body. The method involves preparing the substrate, mounting the components, testing the module, preparing the molding device, and molding the card body.
    Type: Grant
    Filed: August 6, 2004
    Date of Patent: September 4, 2007
    Inventors: Paul Hsueh, Jim Ni, Sun-Teck See, Kuang-Yu Wang
  • Patent number: 7259041
    Abstract: For hermetic encapsulation of a component, which includes a chip with component structures applied on a substrate in a flip-chip construction, a material is applied onto the lower edge of the chip and regions of the substrate abutting the chip, and then a first continuous metal layer is applied on the back side of the chip and on the material, as well as on edge regions of the substrate abutting the material. For hermetic encapsulation, a second sealing metal layer is subsequently applied by a solvent-free process at least on those regions of the first metal layer that cover the material.
    Type: Grant
    Filed: December 18, 2002
    Date of Patent: August 21, 2007
    Assignee: Epcos AG
    Inventors: Alois Stelzl, Hans Krueger, Ernst Christl
  • Patent number: 7256104
    Abstract: An SOI substrate which has a thick SOI layer is first prepared. Then, the SOI layer is thinned to a target film thickness using as a unit a predetermined thickness not more than that of one lattice. This thinning is performed by repeating a unit thinning step which includes an oxidation step of oxidizing the surface of the SOI layer by the predetermined thickness not more than that of one lattice and a removal step of selectively removing silicon oxide formed by the oxidation. The SOI layer of the SOI substrate is chemically etched by supplying a chemical solution to the SOI layer, and the film thickness of the etched SOI layer is measured. When the measured film thickness of the SOI layer has a predetermined value, a process of chemically etching the SOI layer ends.
    Type: Grant
    Filed: May 10, 2004
    Date of Patent: August 14, 2007
    Assignee: Canon Kabushiki Kaisha
    Inventors: Masataka Ito, Kenji Yamagata, Yasuo Kakizaki, Kazuhito Takanashi, Hiroshi Miyabayashi, Ryuji Moriwaki, Takashi Tsuboi
  • Patent number: 7253027
    Abstract: A method of manufacturing a hybrid integrated circuit device includes the steps of forming a plurality of units each including a conductive pattern on a surface of a board made of metal, forming grooves along boundaries of the respective units of the board, electrically connecting circuit elements to the conductive patterns in the respective units, separating the respective circuit boards by dividing the board along the grooves, and flattening side surfaces of the circuit boards by pressing the side surfaces.
    Type: Grant
    Filed: December 22, 2004
    Date of Patent: August 7, 2007
    Assignee: Sanyo Electric Co., Ltd.
    Inventor: Masaru Kanakubo
  • Patent number: 7250348
    Abstract: A method and apparatus for packaging semiconductor devices using patterned laminate films to reduce stress buffering. The method includes fabricating a semiconductor die having thin film resistors and bond pads formed on an active surface. A film layer is formed onto the active surface of the die, covering the thin film resistors and bond pads. The film layer is then patterned to create recesses in the film layer in the vicinity of the bond pads on the active surface of the die. The die then undergoes wire bonding and is next encapsulated in a molding compound. The film layer between the film resister and the molding compound reduces stress buffering created by the molding compound.
    Type: Grant
    Filed: November 12, 2004
    Date of Patent: July 31, 2007
    Assignee: National Semiconductor Corporation
    Inventors: Zabarulla Hanifah, Pradeep A/L P. Divakaran, Low Chian Inn, Lim Leong Heng
  • Patent number: 7247937
    Abstract: A chip package having a lead frame, a chip, a plurality of bonding wires, and an insulation material is provided. The lead frame comprises a die pad, a plurality of leads, a plurality of signal pads and a plurality of non-signal pads. The signal pads and non-signal pads are underneath the signal leads and non-signal leads respectively. The non-signal pad is directly connected to a non-signal plane in the circuit board through its own vias. The signal pad has a structure which extends toward its adjacent non-signal pads. With the signal pad size enlarged, the capacitance between the non-signal plane in the circuit board and the signal pad is increased. The increased capacitance compensates the inductance induced from the bonding wires and improves the response of the signal propagation path for RF applications.
    Type: Grant
    Filed: January 6, 2005
    Date of Patent: July 24, 2007
    Assignee: VIA Technologies, Inc.
    Inventors: Shin-Shing Jiang, Sheng-Yuan Lee
  • Patent number: 7245013
    Abstract: A semiconductor component comprises a substrate that includes wiring on a first surface. A chip is mounted on a second surface of the substrate by a die attach, the second surface opposite the first surface. A bond channel in the center of the substrate allows for electrical connection of contact pads on the wiring with bond pads arranged in a center row on the chip by wire loops. A housing made of a mold compound surrounds a backside of the chip and parts of the substrate adjacent to the wiring. The semiconductor component further comprises a rigid prepreg layer covering, as well as the wiring of the substrate and the prepreg layer being provided with openings. Each opening is arranged in such a manner that the contact pads are accessible, and solder balls are mounted on each of the contact pads through the openings.
    Type: Grant
    Filed: July 26, 2005
    Date of Patent: July 17, 2007
    Assignee: Infineon Technologies AG
    Inventors: Martin Reiss, Kerstin Nocke