Patents Examined by M. Wilczewski
-
Patent number: 7544610Abstract: The present invention provides a method for forming a self-aligned Ni alloy silicide contact. The method of the present invention begins by first depositing a conductive Ni alloy with Pt and optionally at least one of the following metals Pd, Rh, Ti, V, Cr, Zr, Nb, Mo, Hf, Ta, W or Re over an entire semiconductor structure which includes at least one gate stack region. An oxygen diffusion barrier comprising, for example, Ti, TiN or W is deposited over the structure to prevent oxidation of the metals. An annealing step is then employed to cause formation of a NiSi, PtSi contact in regions in which the metals are in contact with silicon. The metal that is in direct contact with insulating material such as SiO2 and Si3N4 is not converted into a metal alloy silicide contact during the annealing step. A selective etching step is then performed to remove unreacted metal from the sidewalls of the spacers and trench isolation regions.Type: GrantFiled: September 7, 2004Date of Patent: June 9, 2009Assignee: International Business Machines CorporationInventors: Cyril Cabral, Jr., Michael A. Cobb, Asa Frye, Balasubramanian S. Pranatharthi Haran, Randolph F. Knarr, Mahadevaiyer Krishnan, Christian Lavoie, Andrew P. Mansson, Renee T. Mo, Jay W. Strane, Horatio S. Wildman
-
Patent number: 7544964Abstract: A method for producing a thin layer device such as a superconductive device excellent in mechanical strength and useful as a submillimeter band receiver is provided. The thin layer device is produced by forming a multilayer structure substance comprising an NbN/MgO/NbN-SIS junction on an MgO temporary substrate, then forming SiO2, as a substrate, on said multilayer structure substance, and subsequently removing the MgO temporary substrate by etching. A superconductive device (a thin layer device) produced by a method of the present invention has excellent performance and high mechanical strength, and therefore introduction to a waveguide for a submillimeter band is also easy.Type: GrantFiled: September 25, 2006Date of Patent: June 9, 2009Assignee: National Institute of Information and Communications Technology, Incorporated Administrative AgencyInventor: Akira Kawakami
-
Patent number: 7544557Abstract: A Schottky diode exhibiting low series resistance is efficiently fabricated using a substantially standard CMOS process flow by forming the Schottky diode using substantially the same structures and processes that are used to form a field effect transistor (FET) of a CMOS IC device. Polycrystalline silicon, which is used to form the gate structure of the FET, is utilized to form an isolation structure between the Schottky barrier and backside structure of the Schottky diode. Silicide (e.g., cobalt silicide (CoSi2)) structures, which are utilized to form source and drain metal-to-silicon contacts in the FET, are used to form the Schottky barrier and backside Ohmic contact of the Schottky diode. Heavily doped drain (HDD) diffusions and lightly doped drain (LDD) diffusions, which are used to form source and drain diffusions of the FET, are utilized to form a suitable contact diffusion under the backside contact silicide.Type: GrantFiled: October 21, 2005Date of Patent: June 9, 2009Assignee: Tower Semiconductor Ltd.Inventors: Sharon Levin, Shye Shapira, Ira Naot, Robert J. Strain, Yossi Netzer
-
Patent number: 7541229Abstract: A method for forming a thin film transistor on a substrate is disclosed. A gate electrode and a gate insulation layer are disposed on a surface of the substrate. A deposition process is performed by utilizing hydrogen diluted silane to form a silicon-contained thin film on the gate insulation layer first. A hydrogen plasma etching process is thereafter performed. The deposition process and the etching process are repeated for at least one time to form an interface layer. Finally, an amorphous silicon layer, n+ doped Si layers, a source electrode, and a drain electrode are formed on the interface layer.Type: GrantFiled: November 7, 2004Date of Patent: June 2, 2009Assignee: AU Optronics Corp.Inventors: Feng-Yuan Gan, Han-Tu Lin
-
Patent number: 7541249Abstract: A process for producing a base connection of a bipolar transistor is provided. The process includes the steps of providing a semiconductor structure that can include a three-dimensional sacrificial structure that is selectively removable with respect to adjacent regions. A first semiconductor layer and a second layer of dielectric material is deposited. The first semiconductor layer is partially exposed by partial removal of the second layer. A first reaction layer is deposited that, together with the first semiconductor layer forms reaction products, which are selectively removable with respect to adjacent regions. Remaining material of the first reaction layer that has not reacted with the material of the first semiconductor layer is removed. A second reaction layer is deposited that, with the first semiconductor layer, forms a low-resistivity compound. Remaining material of the second reaction layer that has not reacted with the material of the first semiconductor layer is removed.Type: GrantFiled: March 31, 2005Date of Patent: June 2, 2009Assignee: Atmel Germany GmbHInventor: Christoph Bromberger
-
Patent number: 7541199Abstract: Methods of forming a magnetic memory device include oxidizing a top magnetic layer using a conductive capping pattern as a mask. An etch selectivity between an oxidized portion of the top magnetic layer and a tunnel barrier layer may be relatively high. Using the tunnel barrier layer as an etch-stop layer, the oxidized portion of the top magnetic layer is selectively removed to form a top magnetic pattern, and to expose at least a portion of opposite sidewalls of the top magnetic pattern and the tunnel barrier layer. The unoxidized portion of the top magnetic layer forms a top magnetic pattern.Type: GrantFiled: February 9, 2006Date of Patent: June 2, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jun-Soo Bae, Jong-Bong Park
-
Patent number: 7537984Abstract: A field effect transistor configured for use in high power applications and a method for its fabrication is disclosed. The field effect transistor is formed of III-V materials and is configured to have a breakdown voltage that is advantageous for high power applications. The field effect transistor is so configured by determining the operating voltage and the desired breakdown voltage for that operating voltage. A peak electric field is then identified that is associated with the operating voltage and desired breakdown voltage. The device is then configured to exhibit the identified peak electric field at that operating voltage. The device is so configured by selecting device features that control the electrical potential in the device drift region is achieved. These features include the use of an overlapping gate or field plate in conjunction with a barrier layer overlying the device channel, or a p-type pocket formed in a region of single-crystal III-V material formed under the device channel.Type: GrantFiled: December 19, 2006Date of Patent: May 26, 2009Assignee: Agere Systems Inc.Inventors: Jeff D. Bude, Peide Ye, Kwok K. Ng, Bin Yang
-
Patent number: 7538377Abstract: In a cell contact pad method, a consecutive dummy cell contact pad intersecting with a cell gate electrode is formed at an outer peripheral portion of the memory cell array. The dummy cell contact pad blocks liquid and gas to intrude through a void, and prevents the cell contact pad from being decayed and having high resistivity.Type: GrantFiled: February 14, 2006Date of Patent: May 26, 2009Assignee: Elpida Memory, Inc.Inventor: Yoshihiro Takaishi
-
Patent number: 7538010Abstract: A method of forming an epitaxially grown layer by providing a support substrate that includes a region of weakness therein to define a support portion and a remainder portion on opposite sides of the region of weakness. The region of weakness comprises atomic species implanted in the support substrate to facilitate detachment of the support portion from the remainder portion. The method also includes epitaxially growing an epitaxially grown layer in association with the support portion.Type: GrantFiled: November 22, 2005Date of Patent: May 26, 2009Assignee: S.O.I.Tec Silicon on Insulator TechnologiesInventors: Bruce Faure, Lea Di Cioccio
-
Patent number: 7538393Abstract: A FinFET and a fabrication method thereof. The FinFET device includes an SOI substrate realized through a substrate, a buried oxide layer formed on the substrate, and a silicon epitaxial layer formed on predetermined areas of the buried oxide layer. A gate oxide layer is formed on the silicon epitaxial layer, and a gate electrode is formed on the gate oxide layer. A field insulator is formed on exposed areas of the buried oxide layer to thereby separate adjacent silicon epitaxial layers. Side surfaces of the silicon epitaxial layer are flattened through heat treatment. The fabrication method for a FinFET device includes forming the gate oxidation layer and the gate electrode on the SOI substrate; forming the mask pattern on the gate electrode; forming the trench by etching using the mask pattern as a mask; performing heat treatment to flatten the side surfaces of the silicon epitaxial layer; and forming the field insulator in the trench.Type: GrantFiled: November 5, 2007Date of Patent: May 26, 2009Assignee: Dongbu Electronics Co., Ltd.Inventor: Jea-Hee Kim
-
Patent number: 7538015Abstract: Disclosed herein are a method of producing microstructure and a method of producing mold, the methods permitting production of much smaller pores than before in an atmosphere where impurities are negligible and also permitting production of microstructures having a smaller size and a higher crystallinity than before with the help of the pores. The method of producing microstructure comprises a step of making pores (4) in a substrate (1) to become a mold (5) by irradiation with a focused energy beam (3) and a step of growing a microstructure (8) in the thus made pores (4). The method of producing a mold includes a step of making pores (4) by irradiating a substrate (1) to become a mold (5) with a focused energy beam (3).Type: GrantFiled: November 25, 2003Date of Patent: May 26, 2009Assignee: Sony CorporationInventors: Koji Kadono, Yosuke Murakami
-
Patent number: 7534699Abstract: A method and an apparatus for separating elongated semiconductor strips from a wafer of semiconductor material are disclosed. Vacuum is applied to the face of each semiconductor strip forming an edge of the wafer or being adjacent to the edge. The wafer and the source of the vacuum are displaced to separate each elongated semiconductor strip from the wafer. Further, a method and an apparatus for assembling elongated semiconductor strips separated from a wafer of semiconductor material into an array of strips are disclosed. Still further, methods, apparatuses, and systems for assembling an array of elongated semiconductor strips on a substrate are also disclosed.Type: GrantFiled: May 7, 2004Date of Patent: May 19, 2009Assignee: Origin Energy Solar Pty LtdInventors: Paul Charles Wong, Razmik Abnoos, Vernie Allan Everett, Mark John Kerr
-
Patent number: 7534708Abstract: For fabricating a field effect transistor, an extra-doped channel region is formed below a surface of a semiconductor substrate. An opening is formed in the semiconductor substrate into the extra-doped channel region. A gate insulator is formed at walls of the opening such that the extra-doped channel region abuts the gate insulator at a bottom portion of the opening. The opening is filled with a gate electrode. Such an extra-doped channel region prevents undesired body effect in the field effect transistor.Type: GrantFiled: June 14, 2006Date of Patent: May 19, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-Hyun Kim, Du-Heon Song, Sang-Hyun Lee, Hyeoung-Won Seo, Dae-Joong Won
-
Patent number: 7535014Abstract: A field ionization device can include a first insulator layer on a first side of a substrate, a conductive gate layer on the first insulator layer, a cavity in the substrate, a portion of first insulator over the cavity, an aperture in the portion of the first insulator layer and the conductive gate layer thereby forming an aperture and aperture sidewall. The device can include a second insulator layer on the aperture sidewall and surface of the cavity, a metallization layer over the second insulator layer, a catalyst layer on the metallization layer, and a carbon nanotube. The cavity can be made by etching a second side of the substrate to near the insulator layer, wherein the second side is opposite the first side. The carbon nanotube can be grown from the catalyst layer. The device can further include a collector located near the carbon nanotube. The conductive gate layer can be biased negative with respect to the carbon nanotube.Type: GrantFiled: June 9, 2006Date of Patent: May 19, 2009Assignee: The United States of America as represented by the Secretary of the NavyInventors: David S. Y. Hsu, Jonathan L. Show
-
Patent number: 7531367Abstract: Novel methods for reliably and reproducibly forming magnetic tunnel junctions in integrated circuits are described. In accordance with aspects of the invention, sidewall spacer features are utilized during the processing of the film stack. Advantageously, these sidewall spacer features create a tapered masking feature which helps to avoid byproduct redeposition during the etching of the MTJ film stack, thereby improving process yield. Moreover, the sidewall spacer features may be used as encapsulating layers during subsequent processing steps and as vertical contacts to higher levels of metallization.Type: GrantFiled: January 18, 2006Date of Patent: May 12, 2009Assignee: International Business Machines CorporationInventors: Solomon Assefa, Michael C. Gaidis, Sivananda Kanakasabapathy, John P. Hummel, David W. Abraham
-
Patent number: 7531438Abstract: A method of fabricating a recess channel transistor is provided. First, a hard mask is formed on a doped-semiconductor layer and a substrate. The doped-semiconductor layer and the substrate are etched to form a trench and define a source/drain in the doped-semiconductor layer. An implantation process is performed with a tilt angle on sidewalls of the trench to form an implant area. A thermal oxidation process is performed to form an oxide layer. The oxide layer comprises a first thickness on the source/drain in the sidewalls of the trench and a second thickness on the other portion in the sidewalls of the trench.Type: GrantFiled: July 24, 2006Date of Patent: May 12, 2009Assignee: ProMOS Technologies Inc.Inventors: Jih-Wen Chou, Chih-Hsun Chu, Hsiu-Chuan Shu
-
Patent number: 7531410Abstract: A semiconductor flash memory device. The flash memory device includes a floating gate electrode disposed in a recess having slanted sides in a semiconductor substrate. A gate insulation film is interposed between the floating gate electrode and the semiconductor substrate. A control gate electrode is disposed over the floating gate electrode. The floating gate electrode includes projections adjacent to the slanted sides of the recess.Type: GrantFiled: December 29, 2006Date of Patent: May 12, 2009Assignee: Samsung Electronic Co., Ltd.Inventors: Yong-Suk Choi, Jeong-Uk Han, Hee-Seog Jeon, Seung-Jin Yang, Hyok-Ki Kwon
-
Patent number: 7531893Abstract: An electronic device (100) with one or more semiconductor chips (102) has an inductor (101) assembled on or under the chips. The inductor includes a ferromagnetic body (111) and a wire (104) wrapped around the body to form at least a portion of a loop; the wire ends (104a) are connected to the chips. The assembly is attached to a substrate (103), which may be a leadframe. The device may be encapsulated in molding compound (140) so that the inductor can double as a heat spreader (111c), enhancing the thermal device characteristics.Type: GrantFiled: July 19, 2006Date of Patent: May 12, 2009Assignee: Texas Instruments IncorporatedInventor: Sreenivasan K. Koduri
-
Patent number: 7527985Abstract: A method for manufacturing a memory device comprises patterning a dielectric layer and a conductive layer to align near the center of the top surface of a first contact drain plug and near the center of the top surface of a second contact drain plug. A first electrode is formed on the right sidewalls of the patterned dielectric layer and the conductive layer. A sidewall insulating member has a first sidewall surface and a second sidewall surface where the first sidewall surface of the sidewall insulating member is in contact with a sidewall of the first electrode. A second electrode is formed by depositing an electrode layer overlying the top surface of the sidewall insulating member and the second sidewall of the insulating member and isotropically etching the electrode layer to form the second electrode.Type: GrantFiled: October 24, 2006Date of Patent: May 5, 2009Assignee: Macronix International Co., Ltd.Inventors: Erh-Kun Lai, ChiaHua Ho, Kuang Yeu Hsieh
-
Patent number: 7528040Abstract: Methods of forming silicon carbide power devices are provided. An n? silicon carbide layer is provided on a silicon carbide substrate. A p-type silicon carbide well region is provided on the n? silicon carbide layer. A buried region of p+ silicon carbide is provided on the p-type silicon carbide well region. An n+ region of silicon carbide is provided on the buried region of p+ silicon carbide. A channel region of the power device is adjacent the buried region of p+ silicon carbide and the n+ region of silicon carbide. An n? region is provided on the channel region and a portion of the n? region is removed from the channel region so that a portion of the n? region remains on the channel region to provide a reduction in a surface roughness of the channel region.Type: GrantFiled: May 24, 2005Date of Patent: May 5, 2009Assignee: Cree, Inc.Inventors: Mrinal K. Das, Michael Laughner