Patents Examined by Mary Wilczewski
-
Patent number: 10263097Abstract: Methods of semiconductor arrangement formation are provided. A method of forming the semiconductor arrangement includes forming a first nucleus on a substrate in a trench or between dielectric pillars on the substrate. Forming the first nucleus includes applying a first source material beam at a first angle relative to a top surface of the substrate and concurrently applying a second source material beam at a second angle relative to the top surface of the substrate. A first semiconductor column is formed from the first nucleus by rotating the substrate while applying the first source material beam and the second source material beam. Forming the first semiconductor column in the trench or between the dielectric pillars using the first source material beam and the second source material beam restricts the formation of the first semiconductor column to a single direction.Type: GrantFiled: September 20, 2017Date of Patent: April 16, 2019Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Wei-Chieh Chen, Hao-Hsiung Lin, Shu-Han Chen, You-Ru Lin, Cheng-Hsien Wu, Chih-Hsin Ko, Clement Hsingjen Wann
-
Patent number: 10263005Abstract: A control gate electrode and a memory gate electrode of a memory cell of a non-volatile memory are formed in a memory cell region of a semiconductor substrate, and a dummy gate electrode is formed in a peripheral circuit region. Then, n+-type semiconductor regions for a source or a drain of the memory cell are formed in the memory cell region and n+-type semiconductor regions for a source or a drain of MISFET are formed in the peripheral circuit region. Then, a metal silicide layer is formed over the n+-type semiconductor regions but the metal silicide layer is not formed over the control gate electrode, the memory gate electrode, and the gate electrode. Subsequently, the gate electrode is removed and replaced with the gate electrode for MISFET. Then, after removing the gate electrode and replacing it with a gate electrode for MISFET, a metal silicide layer is formed over the memory gate electrode and the control gate electrode.Type: GrantFiled: August 30, 2017Date of Patent: April 16, 2019Assignee: Renesas Electronics CorporationInventors: Keisuke Tsukamoto, Tatsuyoshi Mihara
-
Patent number: 10249802Abstract: A light emitting device includes a light emitting element having a first face, a second face opposing the first face, a plurality of side faces extending between the first face and the second face, a plurality of corners where the second face meets two of the plurality of side faces, and a pair of electrodes on a second face side of the light emitting element; a light transmissive member covering a portion of at least one of the side faces and a portion of an edge where said at least one side face meets the second face such that at least one of the plurality of corners is exposed from the light transmissive member; and a covering member covering the at least one exposed corner of the light emitting element and the exterior of the light transmissive member such that the pair of electrodes are exposed from the covering member.Type: GrantFiled: March 31, 2016Date of Patent: April 2, 2019Assignee: NICHIA CORPORATIONInventors: Ikuko Baike, Ryo Suzuki
-
Patent number: 10249599Abstract: Embodiments are related generally to electronic displays and, more particularly, to emissive displays made with transparent sheets having phosphor dots on the surface for the purpose of color conversion.Type: GrantFiled: June 29, 2016Date of Patent: April 2, 2019Assignee: eLux, Inc.Inventor: Kurt Ulmer
-
Patent number: 10242972Abstract: A package structure is provided, which includes: a dielectric layer having opposite first and second surfaces; a circuit sub-layer formed in the dielectric layer; an electronic element disposed on the first surface of the dielectric layer and electrically connected to the circuit sub-layer; a plurality of conductive posts formed on the first surface of the dielectric layer and electrically connected to the circuit sub-layer; and an encapsulant formed on the first surface of the dielectric layer and encapsulating the electronic element and the conductive posts. Upper surfaces of the conductive posts are exposed from the encapsulant so as to allow another electronic element to be disposed on the conductive posts and electrically connected to the circuit sub-layer through the conductive posts, thereby overcoming the conventional drawback that another electronic element can only be disposed on a lower side of a package structure and improving the functionality of the package structure.Type: GrantFiled: December 31, 2015Date of Patent: March 26, 2019Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Lu-Yi Chen, Chang-Lun Lu, Shih-Ching Chen, Guang-Hwa Ma, Cheng-Hsu Hsiao
-
Patent number: 10229959Abstract: An organic electroluminescence (EL) display panel including pixels arranged in a matrix, the organic EL display panel includes: a substrate; pixel electrode layers made of a light-reflective material and arranged on the substrate in a matrix; an insulating layer provided at least above row and column outer edges of the pixel electrode layers and above inter-regions on the substrate between the row and column outer edges; an organic functional layer provided above the pixel electrode layers; and a counter electrode layer made of a light-transmissive material and is provided above the organic functional layer, wherein the organic functional layer includes light-emitting layers that are provided in regions above the pixel electrode layers where the insulating layer is not provided, the light-emitting layers causing organic electroluminescence, and the insulating layer has an optical density of 0.5 to 1.5 in a direction of the substrate when viewed in plan.Type: GrantFiled: August 9, 2017Date of Patent: March 12, 2019Assignee: JOLED INC.Inventors: Kaoru Abe, Takashi Osako, Kenichi Nendai
-
Patent number: 10217738Abstract: A semiconductor device includes a semiconductor substrate, a base region formed in the semiconductor substrate on a front surface side thereof, a gate trench extending from a front surface side of the base region and penetrating thorough the base region, and a dummy trench extending from the front surface side of the base region and penetrating thorough the base region, where a portion of the dummy trench that extends beyond a back surface of the base region is longer than a portion of the gate trench that extends beyond the back surface of the base region.Type: GrantFiled: April 1, 2016Date of Patent: February 26, 2019Assignee: SMK CorporationInventor: Tatsuya Naito
-
Patent number: 10211182Abstract: A package-on-package stacked microelectronic structure comprising a pair of microelectronic packages attached to one another in a flipped configuration. In one embodiment, the package-on-package stacked microelectronic structure may comprise a first and a second microelectronic package, each comprising a substrate having at least one package connection bond pad formed on a first surface of each microelectronic package substrate, and each having at least one microelectronic device electrically connected to the each microelectronic package substrate first surface, wherein the first and the second microelectronic package are connected to one another with at least one package-to-package interconnection structure extending between the first microelectronic package connection bond pad and the second microelectronic package connection bond pad.Type: GrantFiled: July 7, 2014Date of Patent: February 19, 2019Assignee: Intel IP CorporationInventors: Thorsten Meyer, Gerald Ofner
-
Patent number: 10211380Abstract: Light emitting devices and components having excellent chemical resistance and related methods are disclosed. In one embodiment, a component of a light emitting device can include a silver (Ag) portion, which can be silver on a substrate, and a protective layer disposed over the Ag portion. The protective layer can at least partially include an inorganic material for increasing the chemical resistance of the Ag portion.Type: GrantFiled: December 1, 2011Date of Patent: February 19, 2019Assignee: Cree, Inc.Inventors: Shaow Lin, James Sievert, Jesse Colin Reiherzer, Barry Rayfield, Christopher P. Hussell
-
Patent number: 10204958Abstract: An infrared detector includes a substrate, a light blocking layer on the substrate, a lower electrode on the light blocking layer, the lower electrode electrically connected to the light blocking layer, a lower insulating layer on the light blocking layer, a first semiconductor layer on the lower insulating layer, a first source electrode and a first drain electrode on the first semiconductor layer, an upper insulating layer on the first semiconductor layer, and a first gate electrode on the upper insulating layer, the first gate electrode electrically connected to the lower electrode, where the first semiconductor layer includes a zinc and a nitrogen, and the first semiconductor layer is configured to generate electric charges by reacting with an infrared ray.Type: GrantFiled: December 11, 2017Date of Patent: February 12, 2019Assignee: Samsung Display Co., Ltd.Inventors: Seong-Min Wang, Byeong-Hoon Cho
-
Patent number: 10186458Abstract: A system and method for manufacturing a packaged component are disclosed. An embodiment comprises forming a plurality of components on a carrier, the plurality of components being separated from each other by kerf regions on a front side of the carrier and forming a metal pattern on a backside of the carrier, wherein the metal pattern covers the backside of the carrier except over regions corresponding to the kerf regions. The method further comprises generating the component by separating the carrier.Type: GrantFiled: July 5, 2012Date of Patent: January 22, 2019Assignee: INFINEON TECHNOLOGIES AGInventors: Karl Mayer, Evelyn Napetschnig, Michael Pinczolits, Michael Sternad, Michael Roesner
-
Patent number: 10179730Abstract: Disclosed examples include sensor apparatus and integrated circuits having a package structure with an internal cavity and an opening that connects of the cavity with an ambient condition of an exterior of the package structure, and an electronic sensor structure mechanically supported by wires in the cavity and including a sensing surface exposed to the cavity to sense the ambient condition of an exterior of the package structure.Type: GrantFiled: December 8, 2016Date of Patent: January 15, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Barry Jon Male, Benjamin Cook, Robert Alan Neidorff, Steve Kummerl
-
Patent number: 10170727Abstract: An organic electroluminescent device with a touch sensor including: a first substrate; a second substrate arranged opposite to the first substrate; an organic EL element layer arranged above the first substrate; a first sealing film arranged toward the second substrate of the organic EL element layer, covering the organic EL element layer, and including a first inorganic layer; plural first detection electrodes extending in one direction, and arranged in parallel toward the second substrate of the first sealing film; a second sealing film arranged toward the second substrate of the first detection electrodes, and including a second inorganic layer; plural second detection electrodes extending in another direction different from the one direction, and arranged in parallel toward the second substrate of the second sealing film; and a touch sensor control unit controlling a potential to detect a touch with a display surface.Type: GrantFiled: April 11, 2017Date of Patent: January 1, 2019Assignee: Japan Display Inc.Inventors: Toshihiro Sato, Ryoichi Ito
-
Patent number: 10172240Abstract: A disclosed circuit arrangement includes a flexible substrate. A layer of pressure sensitive adhesive (PSA) is directly adhered to a first major surface of the substrate. One or more metal foil pads and electrically conductive wire are attached directly on a surface of the PSA layer. The wire has a round cross-section and one or more portions directly connected to the one or more metal foil pads with one or more weld joints, respectively. An electronic device is attached directly on the surface of the layer of PSA and is electrically connected to the one or more portions of the round wire by one or more bond wires, respectively.Type: GrantFiled: February 8, 2017Date of Patent: January 1, 2019Assignee: Automated Assembly CorporationInventor: Robert Neuman
-
Patent number: 10170644Abstract: A photovoltaic device is provided that includes a semiconductor substrate including a p-n junction with a p-type semiconductor portion and an n-type semiconductor portion one lying on top of the other, wherein an upper exposed surface of the semiconductor substrate represents a front side surface of the semiconductor substrate. A plurality of patterned antireflective coatings is located on the front side surface to provide a grid pattern including a busbar region and finger regions. The busbar region includes at least a real line interposed between at least two dummy lines. A material stack including at least one metal layer located on the semiconductor substrate in the busbar region and the finger regions.Type: GrantFiled: March 27, 2017Date of Patent: January 1, 2019Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kathryn C. Fisher, Qiang Huang, Satyavolu S. Papa Rao, David L. Rath
-
Patent number: 10163652Abstract: The present disclosure provides a method for forming patterns in a semiconductor device. In accordance with some embodiments, the method includes providing a substrate and a patterning-target layer formed over the substrate; forming a first cut pattern in a first hard mask layer formed over the patterning-target layer; forming a second cut pattern in a second hard mask layer formed over the patterning layer, the first hard mask layer having a different etching selectivity from the second hard mask layer; selectively removing a portion of the second cut pattern in the second hard mask layer and a portion of the patterning-target layer within a first trench; and selectively removing a portion of the first cut pattern in the first hard mask layer and a portion of the patterning-target layer within a second trench.Type: GrantFiled: July 18, 2014Date of Patent: December 25, 2018Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Shih-Ming Chang
-
Patent number: 10163840Abstract: A method of establishing conductive connections is disclosed. The method includes providing an integrated circuit die having a plurality of solder balls each of which has an oxide layer on an outer surface of the solder ball. The method also includes performing a heating process to heat at least the solder balls and applying a force causing each of a plurality of piercing bond structures on a substrate to pierce one of the solder balls and its associated oxide layer to thereby establish a conductive connection between the solder ball and the piercing bond structure.Type: GrantFiled: March 7, 2014Date of Patent: December 25, 2018Assignee: Micron Technology, Inc.Inventor: Teck Kheng Lee
-
Patent number: 10163921Abstract: To improve reliability of a semiconductor device, a control transistor and a memory transistor formed in a memory cell region are configured to have a double-gate structure, and a transistor formed in a peripheral circuit region is configured to have a triple-gate structure. For example, in the memory transistor, a gate insulating film formed by an ONO film is provided between a memory gate electrode and sidewalls of a fin, and an insulating film (a stacked film of a multilayer film of an insulating film/an oxide film and the ONO film) thicker than the ONO film is provided between the memory gate electrode and a top surface of the fin. This configuration can reduce concentration of an electric field onto a tip of the fin, so that deterioration of reliability of the ONO film can be prevented.Type: GrantFiled: May 1, 2017Date of Patent: December 25, 2018Assignee: Renesas Electronics CorporationInventor: Tatsuyoshi Mihara
-
Patent number: 10157746Abstract: A semiconductor device includes first and second FETs including first and second channel regions, respectively. The first and second FETs include first and second gate structures, respectively. The first and second gate structures include first and second gate dielectric layers formed over the first and second channel regions and first and second gate electrode layers formed over the first and second gate dielectric layers. The first and second gate structures are aligned along a first direction. The first gate structure and the second gate structure are separated by a separation plug made of an insulating material. The first gate electrode layer is in contact with a side wall of the separation plug.Type: GrantFiled: February 9, 2017Date of Patent: December 18, 2018Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventor: Chih-Hung Hsieh
-
Patent number: 10157978Abstract: A component includes a substrate and a capacitor formed in contact with the substrate. The substrate can consist essentially of a material having a coefficient of thermal expansion of less than 10 ppm/° C. The substrate can have a surface and an opening extending downwardly therefrom. The capacitor can include at least first and second pairs of electrically conductive plates and first and second electrodes. The first and second pairs of plates can be connectable with respective first and second electric potentials. The first and second pairs of plates can extend along an inner surface of the opening, each of the plates being separated from at least one adjacent plate by a dielectric layer. The first and second electrodes can be exposed at the surface of the substrate and can be coupled to the respective first and second pairs of plates.Type: GrantFiled: June 30, 2016Date of Patent: December 18, 2018Assignee: Tessera, Inc.Inventors: Vage Oganesian, Belgacem Haba, Ilyas Mohammed, Piyush Savalia