Patents Examined by Matthew Smith
-
Patent number: 8088676Abstract: Crystallization-inducing metal elements are introduced onto an amorphous silicon thin film. A first, low-temperature, heat-treatment induces nucleation of metal-induced crystallization (MIC), resulting in the formation of small polycrystalline silicon “islands”. A metal-gettering layer is formed on the resulting partially crystallized thin film. A second, low-temperature, heat-treatment completes the MIC process, whilst gettering metal elements from the partially crystallized thin film. The process results in the desired polycrystalline silicon thin film.Type: GrantFiled: April 27, 2006Date of Patent: January 3, 2012Assignee: The Hong Kong University of Science and TechnologyInventors: Man Wong, Hoi-Sing Kwok, Zhiguo Meng, Dongli Zhang, Xuejie Shi
-
Patent number: 8080474Abstract: The present invention provides a method for making an electrode. Firstly, a conducting substrate is provided. Secondly, a plurality of nano-sized structures is formed on the conducting substrate by a nano-imprinting method. Thirdly, a coating is formed on the nano-sized structures. The nano-sized structures are configured for increasing specific surface area of the electrode.Type: GrantFiled: June 1, 2009Date of Patent: December 20, 2011Assignee: Hon Hai Precision Industry Co., Ltd.Inventor: Ga-Lane Chen
-
Patent number: 8080470Abstract: A fabrication method for a wiring structure of the present invention includes: a process of forming a conductive wiring layer; a process of forming a wiring pattern on the wiring layer; a process of forming an insulative wiring interlayer film between wires of the wiring pattern; and a process of forming a plurality of longitudinal hole-shaped fine pores in the wiring interlayer film in a thickness direction of the wiring interlayer film by etching with a mask including one of nano-particles and material including nano-particles.Type: GrantFiled: June 18, 2008Date of Patent: December 20, 2011Assignee: Elpida Memory, Inc.Inventor: Keizo Kawakita
-
Patent number: 8076169Abstract: The invention relates to a method of fabricating an electromechanical device including an active element, wherein the method comprises the following steps: a) making a monocrystalline first stop layer on a monocrystalline layer of a first substrate; b) growing a monocrystalline mechanical layer epitaxially on said first stop layer out of at least one material that is different from that of the stop layer; c) making a sacrificial layer on said active layer out of a material that is suitable for being etched selectively relative to said mechanical layer; d) making a bonding layer on the sacrificial layer; e) bonding a second substrate on the bonding layer; and f) eliminating the first substrate and the stop layer to reveal the surface of the mechanical layer opposite from the sacrificial layer, the active element being made by at least a portion of the mechanical layer.Type: GrantFiled: June 22, 2009Date of Patent: December 13, 2011Assignee: Commissariat A L'energie AtomiqueInventors: Francois Perruchot, Bernard Diem, Vincent Larrey, Laurent Clavelier, Emmanuel Defay
-
Patent number: 8076245Abstract: A metal oxide semiconductor (MOS) device includes a substrate, a lower sacrificial membrane adjacent to the substrate, an upper thin film structure adjacent to the lower membrane, and a MOS material deposited on the upper thin film structure.Type: GrantFiled: May 13, 2008Date of Patent: December 13, 2011Assignee: Honeywell International Inc.Inventors: Barrett E. Cole, Robert E. Higashi
-
Patent number: 8076667Abstract: A tight emitting device comprises at least one p-type layer and at least one n-type layer and a microlens array surface. A method for improving light efficiency of a light emitting device, comprises depositing polystyrene microspheres by rapid convection deposition on surface of light emitting device; depositing a monolayer of close-packed SIO2 microspheres onto the polystyrene microspheres; and heal treating to convert the polystyrene microspheres into a planar microlayer film to provide a surface comprising substantially two-dimensional (2D) hexagonal close-packed SIO2 colloidal microsphere crystals partially imposed into a polystyrene monolayer film.Type: GrantFiled: December 24, 2007Date of Patent: December 13, 2011Assignee: Lehigh UniversityInventors: Nelson Tansu, Yik Khoon Ee, James F. Gilchrist, Pisit Kumnorkaew, Ronald A. Arif
-
Patent number: 8067762Abstract: A bistable resistance random access memory is described for enhancing the data retention in a resistance random access memory member. A dielectric member, e.g. the bottom dielectric member, underlies the resistance random access memory member which improves the SET/RESET window in the retention of information. The deposition of the bottom dielectric member is carried out by a plasma-enhanced chemical vapor deposition or by high-density-plasma chemical vapor deposition. One suitable material for constructing the bottom dielectric member is a silicon oxide. The bistable resistance random access memory includes a bottom dielectric member disposed between a resistance random access member and a bottom electrode or bottom contact plug. Additional layers including a bit line, a top contact plug, and a top electrode disposed over the top surface of the resistance random access memory member. Sides of the top electrode and the resistance random access memory member are substantially aligned with each other.Type: GrantFiled: November 16, 2006Date of Patent: November 29, 2011Assignee: Macronix International Co., Ltd.Inventors: ChiaHua Ho, Erh-Kun Lai, Kuang Yeu Hsieh
-
Patent number: 8063487Abstract: A first conducting layer is formed on a side of a main surface on which an electrode terminal of a semiconductor device is provided in a semiconductor substrate. The first conducting layer is electrically connected to the electrode terminal of the semiconductor device. A mask layer that has an opening at a predetermined position is formed on the first conducting layer. A second conducting layer is formed inside the opening of the mask layer. The mask layer is removed. A relocation wiring that includes the first conducting layer and electrically draws out the electrode terminal is formed by performing anisotropic etching for the first conducting layer using the second conducting layer as a mask. Finally, a bump is formed on the relocation wiring by causing the second conducting layer to reflow.Type: GrantFiled: December 16, 2008Date of Patent: November 22, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Tatsuo Migita, Hirokazu Ezawa, Tadashi Iijima, Takashi Togasaki
-
Patent number: 8062925Abstract: A process for preparing a semiconductor light-emitting device for mounting is disclosed. The light-emitting device has a mounting face for mounting to a sub-mount. The process involves treating at least one surface of the light-emitting device other than the mounting face to lower a surface energy of the at least one surface, such that when mounting the light-emitting device, an underfill material applied between the mounting face and the sub-mount is inhibited from contaminating the at least one surface.Type: GrantFiled: May 16, 2006Date of Patent: November 22, 2011Assignees: Koninklijke Philips Electronics N.V., Philips Lumileds Lighting Company LLCInventors: Oleg Borisovich Shchekin, Xiaolin Sun, Decai Sun
-
Patent number: 8058123Abstract: A method of forming an integrated circuit structure comprising the steps of forming a first and second device region on a surface of a wafer, forming a spacer of a first width on a sidewall of a first gate stack in the first device region, forming a spacer of a second width on a sidewall of a second gate stack in the second device region, with the first width being different from the second width.Type: GrantFiled: November 29, 2007Date of Patent: November 15, 2011Assignee: Globalfoundries Singapore Pte. Ltd.Inventors: Jinping Liu, Hai Cong, Binbin Zhou, Alex K H See, Mei Sheng Zhou, Liang Choo Hsia
-
Patent number: 8058734Abstract: A semiconductor device including a semiconductor substrate; a first insulating film formed on the semiconductor substrate including a contact hole opened therethrough; a lower plug filled in the contact hole having a recess defined in an upper portion thereof; a second insulating film including a via hole opened therethrough; a third insulating film formed on an inner surface of the via hole and extending in a predetermined depth from an upper edge of the via hole so as to reduce a cross sectional area thereof; and an upper plug filled in the via hole that has a protrusion formed on a lower portion thereof that conforms to the recess to electrically connect the upper and the lower plug.Type: GrantFiled: December 19, 2008Date of Patent: November 15, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Hitohisa Ono
-
Patent number: 8058145Abstract: It is an object of the present invention to provide a micro-electro-mechanical-device having a microstructure and a semiconductor element over one surface. In particular, it is an object of the present invention to provide a method for simplifying the process of forming the microstructure and the semiconductor element over one surface. A space in which the microstructure is moved, that is, a movable space for the microstructure is formed by processing an insulating layer which is formed in a process of forming the semiconductor element. The movable space can be formed by forming the insulating layer having a plurality of openings and making the openings face each other to be overlapped each other.Type: GrantFiled: July 23, 2010Date of Patent: November 15, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Fuminori Tateishi, Konami Izumi, Mayumi Yamaguchi
-
Patent number: 8053867Abstract: Phosphorous-comprising dopants, methods for forming phosphorous-doped regions in a semiconductor material, and methods for fabricating phosphorous-comprising dopants are provided. In one embodiment, a phosphorous-comprising dopant comprises a phosphorous source comprising a phosphorous-comprising salt, a phosphorous-comprising acid, phosphorous-comprising anions, or a combination thereof, an alkaline material, cations from an alkaline material, or a combination thereof, and a liquid medium.Type: GrantFiled: August 20, 2008Date of Patent: November 8, 2011Assignee: Honeywell International Inc.Inventors: Hong Min Huang, Carol Gao, Zhe Ding, Albert Peng, Ya Qun Liu
-
Patent number: 8053352Abstract: A method and mesh reference applications are provided for implementing Z-axis cross-talk reduction. A mesh reference plane including a grid of mesh traces is formed with the mesh traces having selected thickness and width dimensions effective for reference current-flow distribution. An electrically conductive coating is deposited to fill the mesh electrical holes in the mesh reference plane to reduce cross-talk, substantially without affecting mechanical flexibility.Type: GrantFiled: October 13, 2005Date of Patent: November 8, 2011Assignee: International Business Machines CorporationInventors: Roger Allen Booth, Jr., Matthew Stephen Doyle
-
Patent number: 8053265Abstract: Alternative methods of constructing a vertically offset structure are disclosed. An embodiment includes forming a flexible layer having first and second end portions, an intermediate portion coupling the first and second portions, and upper and lower surfaces. The distance between the upper and lower surfaces at the intermediate portion is less than the distance between the upper and lower surfaces at the first and second end portions. The first end portion is bonded to a base member. The second end portion of the flexible layer is deflected until the second end portion contacts the base member. The second end portion is bonded to the base member.Type: GrantFiled: February 6, 2009Date of Patent: November 8, 2011Assignee: Honeywell International Inc.Inventors: Michael Foster, Ijaz H. Jafri
-
Patent number: 8049297Abstract: In various embodiments, semiconductor structures and methods to manufacture these structures are disclosed. In one embodiment, a method includes removing a portion of a semiconductor material to form a cavity that extends at least about one micron or greater below the surface of the semiconductor material, filling the cavity with a sacrificial material, forming a dielectric material over the sacrificial material and over at least a portion of the surface of the semiconductor material, and removing a portion of the dielectric material to form an opening to expose a portion of the sacrificial material, wherein the opening has a width that is substantially less than a width of the cavity and the dielectric material is rigid or substantially rigid. The method further includes removing the sacrificial material. Other embodiments are described and claimed.Type: GrantFiled: December 9, 2008Date of Patent: November 1, 2011Assignee: HVVi Semiconductors, Inc.Inventor: Michael Albert Tischler
-
Patent number: 8048761Abstract: An improved crack stop structure (and method of forming) is provided within a die seal ring of an integrated circuit die to increase crack resistance during the dicing of a semiconductor wafer. The crack stop structure includes a stack layer (of alternating insulating and conductive layers) and an anchor system extending from the stack layer to a predetermined point below the surface of the substrate. A crack stop trench is formed in the substrate and filled with material having good crack resistance to anchor the stack layer to the substrate.Type: GrantFiled: February 17, 2009Date of Patent: November 1, 2011Assignee: GlobalFoundries Singapore Pte. Ltd.Inventors: Alfred Yeo, Kai Chong Chan
-
Patent number: 8049327Abstract: A semiconductor device having one or more through-silicon vias (TSVs) is provided. The TSVs are formed such that sidewalls of the TSVs have a scalloped surface. In an embodiment, the sidewalls of the TSVs are sloped wherein a top and bottom of the TSVs have different dimensions. The TSVs may have a V-shape wherein the TSVs have a wider dimension on a circuit side of the substrate, or an inverted V-shape wherein the TSVs have a wider dimension on a backside of the substrate. The scalloped surfaces of the sidewalls and/or sloped sidewalls allow the TSVs to be more easily filled with a conductive material such as copper.Type: GrantFiled: January 5, 2009Date of Patent: November 1, 2011Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Cheng Kuo, Chih-Hua Chen, Ming-Fa Chen, Chen-Shien Chen
-
Patent number: 8049255Abstract: A semiconductor device includes an insulating substrate and a TFT element disposed on the substrate. The TFT element includes a gate electrode, a gate insulating film, a semiconductor layer, and a source electrode and a drain electrode arranged in that order on the insulating substrate. The semiconductor layer includes an active layer composed of polycrystalline semiconductor and a contact layer segment interposed between the active layer and the source electrode and another contact layer segment interposed between the active layer and the drain electrode. The source and drain electrodes each have a first face facing the opposite face of the active layer from the interface with the gate insulating layer and a second face facing an etched side face of the active layer. Each contact layer segment is disposed between the active layer and each of the first and second faces of the source or drain electrode.Type: GrantFiled: June 5, 2008Date of Patent: November 1, 2011Assignee: Hitachi Displays, Ltd.Inventors: Takeshi Sakai, Toshio Miyazawa, Takuo Kaitoh, Hidekazu Miyake
-
Patent number: RE42955Abstract: An etched grooved GaN-based permeable-base transistor structure is disclosed, along with a method for fabrication of same.Type: GrantFiled: October 1, 2004Date of Patent: November 22, 2011Assignee: BAE Systems Information and Electronic Systems Integration Inc.Inventors: Liberty L. Gunter, Kanin Chu, Charles R. Eddy, Jr., Theodore D. Moustakas, Enrico Bellotti