Patents Examined by Michael Sun
-
Patent number: 11720521Abstract: An accelerator system can include one or more clusters of eight processing units. The processing units can include seven communication ports. Each cluster of eight processing units can be organized into two subsets of four processing units. Each processing unit can be coupled to each of the other processing units in the same subset by a respective set of two bi-directional communication links. Each processing unit can also be coupled to a corresponding processing unit in the other subset by a respective single bi-directional communication link. Input data can be divided into one or more groups of four subsets of data. Each processing unit can be configured to sum corresponding subsets of the input data received on the two bi-directional communication links from the other processing units in the same subset with the input data of the respective processing unit to generate a respective set of intermediate data.Type: GrantFiled: March 29, 2021Date of Patent: August 8, 2023Assignee: Alibaba Singapore Holding Private LimitedInventor: Liang Han
-
Patent number: 11704259Abstract: A method for transferring packets of a communication protocol via a memory-based interface between two processing units. The method includes providing, in each of the processing units, a send area including a read index section, a write index section, and a send buffer, and a receive area including a read index section, a write index section and a receive buffer. Each processing unit repeats as sending steps: reading a read index from the receive area; writing at least one send packet into the send buffer (from a starting write address to an ending write address, the ending write address maximally corresponding to a buffer address assigned to the read read index, and writing a changed write index into the send area.Type: GrantFiled: October 22, 2021Date of Patent: July 18, 2023Assignee: ROBERT BOSCH GMBHInventors: Andreas Karasek, Arvid Sievert, Guenter Dankl, Marc Zahnlecker, Marco Neumann, Claus-Michael Schumacher
-
Patent number: 11699470Abstract: The present disclosure is directed to efficient memory activation at runtime. A memory module (e.g., a memory riser) being added to a device would typically cause the device to enter system management mode (SMM) to activate the memory module. However, activation (e.g., memory module initialization, hardware training and system reconfiguration) in SMM may substantially delay the resumption of normal operations. Consistent with the present disclosure, at least the memory module initialization and hardware training portions of the activation may be performed by an operating system (OS) in the device, allowing normal device operation to continue during the activation. The OS portion of the activation may generate configuration data. In at least one embodiment, the configuration data may be applied for use in SMM. For example, a system management interrupt (SMI) handler may apply the configuration data during a quiescent period (e.g., a period of inactivity) that occurs during SMM.Type: GrantFiled: July 20, 2020Date of Patent: July 11, 2023Assignee: INTEL CORPORATIONInventors: Zhijun Liu, Jian Tang
-
Patent number: 11693795Abstract: Methods and apparatus to extend local buffer of a hardware accelerator are disclosed herein. In some examples, an apparatus, including a local memory, a first hardware accelerator (HWA), a second HWA, the second HWA and the first HWA connected in a flexible data pipeline, and a spare scheduler to manage, in response to the spare scheduler inserted in the flexible data pipeline, data movement between the first HWA and the second HWA through the local memory and a memory. Local buffer extension may be performed by software to control data movement between local memory and other system memory. The other system memory may be on-chip memory and/or external memory. The HWA sub-system includes a set of spare schedulers to manage the data movement. Data aggregation may be performed in the other system memory. Additionally, the other system memory may be utilized for conversion between data line and data block.Type: GrantFiled: December 30, 2020Date of Patent: July 4, 2023Assignee: Texas Instruments IncorporatedInventors: Niraj Nandan, Mihir Mody, Rajat Sagar
-
Patent number: 11693808Abstract: An integrated circuit includes an interposer, a first die coupled to the interposer, a second die coupled to the interposer, and a third die coupled to the interposer and having a plurality of die interfaces. The first die includes a first data processing engine (DPE) array having a first plurality of DPEs and a first DPE interface coupled to the first plurality of DPEs therein. The second die includes a second DPE array having a second plurality of DPEs and a second DPE interface coupled to the second plurality of DPEs therein. The first DPE interface of the first die is configured to communicate with a first die interface of the plurality of die interfaces via the interposer. The second DPE interface of the second die is configured to communicate with a second die interface of the plurality of die interfaces via the interposer.Type: GrantFiled: March 11, 2022Date of Patent: July 4, 2023Assignee: Xilinx, Inc.Inventors: Juan J. Noguera Serra, Tim Tuan, Sridhar Subramanian
-
Patent number: 11681645Abstract: A reconfigurable data processor includes a plurality of configurable units, and a configuration controller. The configuration controller is configured to start execution of a first application graph in a first set of configurable units. Then, concurrently with the execution of the first application graph in the first set of configurable units, the configuration controllers receive a command to load a configuration file into a second set of configurable units and obtain the configuration file. The configuration file contains information to configure the second set of configurable units to execute a second application graph. The configuration file is then loaded into the second set of configurable units and execution of the second application graph is started in the second set of configurable units.Type: GrantFiled: January 31, 2022Date of Patent: June 20, 2023Assignee: SambaNova Systems, Inc.Inventors: Gregory Frederick Grohoski, Sumti Jairath, Mark Luttrell, Raghu Prabhakar, Ram Sivaramakrishnan, Manish K. Shah
-
Patent number: 11681530Abstract: Systems, methods, and apparatuses relating to performing hashing operations on packed data elements are described.Type: GrantFiled: March 7, 2022Date of Patent: June 20, 2023Assignee: Intel CorporationInventors: Regev Shemy, Zeev Sperber, Wajdi Feghali, Vinodh Gopal, Amit Gradstein, Simon Rubanovich, Sean Gulley, Ilya Albrekht, Jacob Doweck, Jose Yallouz, Ittai Anati
-
Patent number: 11663015Abstract: A messaging system receives a registration from a first microservice for one or more event types to publish, and the registration includes an event report policy. The messaging system receives a first event, and the first event is described by the event report policy. The first event is monitored as it is processed by a second microservice. An event report describing the results of the monitoring is delivered to the first microservice.Type: GrantFiled: July 23, 2020Date of Patent: May 30, 2023Assignee: International Business Machines CorporationInventors: Mukul Tuteja, Deanna Lynn Quigg Brown, Yaxiong Liu, Yash Bopardikar
-
Patent number: 11657008Abstract: A method, computer program product, and computing system for receiving a plurality of input/output (IO) requests at a storage system. One or more IO properties may be extracted from the plurality of IO requests. The one or more IO properties may be processed, using one or more machine learning models, to define an access temperature value for one or more storage objects of the storage system. The one or more storage objects may be tiered between a plurality of storage tiers of the storage system, based upon, at least in part, the access temperature values defined for the one or more storage objects of the storage system and one or more tiering policies.Type: GrantFiled: July 30, 2021Date of Patent: May 23, 2023Assignee: EMC IP Holding Company, LLCInventors: Vamsi K. Vankamamidi, Shaul Dar
-
Patent number: 11657007Abstract: A multi-path fabric interconnected system with many nodes and many communication paths from a given source node to a given destination node. A memory allocation device on an originating node (local node) requests an allocation of memory from a remote node (i.e., requests a remote allocation). The memory allocation device on the local node selects the remote node based on one or more performance indicators. The local memory allocation device may select the remote node to provide a remote allocation of memory based on one or more of: latency, availability, multi-path bandwidth, data access patterns (both local and remote), fabric congestion, allowed bandwidth limits, maximum latency limits, and, available memory on remote node.Type: GrantFiled: May 28, 2021Date of Patent: May 23, 2023Assignee: Rambus Inc.Inventors: Christopher Haywood, Evan Lawrence Erickson
-
Patent number: 11650941Abstract: Systems, apparatuses, and methods related to a computing tile are described. The computing tile may perform operations on received data to extract some of the received data. The computing tile may perform operations without intervening commands. The computing tile may perform operations on data streamed through the computing tile to extract relevant data from data received by the computing tile. In an example, the computing tile is configured to receive a command to initiate an operation to reduce a size of a block of data from a first size to a second size. The computing tile can then receive a block of data from a memory device coupled to the apparatus. The computing tile can then perform an operation on the block of data to extract predetermined data from the block of data to reduce a size of the block of data from a first size to a second size.Type: GrantFiled: October 6, 2021Date of Patent: May 16, 2023Assignee: Micron Technology, Inc.Inventors: Richard C. Murphy, Glen E. Hush, Vijay Ramesh, Allan Porterfield, Anton Korzh
-
Patent number: 11650942Abstract: The invention relates to a method, a non-transitory computer-readable storage medium, and an apparatus for executing an embedded multi-media card (eMMC) command. The method is performed by a processing unit of a flash controller to include: receiving an eMMC command from a host side; and performing a first function associated with a host performance acceleration (HPA) mode according to content of reserved bits of the eMMC command. The HPA mode allows the host side to allocate space in a system memory as an HPA buffer. The HPA buffer stores logical-block-address to physical-block-address (L2P) mapping entries obtained from the flash controller, and each L2P mapping entry stores information indicating which physical address that user data of a corresponding logical address is physically stored in a flash device, thereby enabling the host side to issue an HPA read command carrying the physical address to the flash controller.Type: GrantFiled: July 15, 2022Date of Patent: May 16, 2023Assignee: SILICON MOTION, INC.Inventor: Po-Yi Shih
-
Patent number: 11645073Abstract: Address-based filtering for load/store speculation includes maintaining a filtering table including table entries associated with ranges of addresses; in response to receiving an ordering check triggering transaction, querying the filtering table using a target address of the ordering check triggering transaction to determine if an instruction dependent upon the ordering check triggering transaction has previously been generated a physical address; and in response to determining that the filtering table lacks an indication that the instruction dependent upon the ordering check triggering transaction has previously been generated a physical address, bypassing a lookup operation in an ordering violation memory structure to determine whether the instruction dependent upon the ordering check triggering transaction is currently in-flight.Type: GrantFiled: April 23, 2021Date of Patent: May 9, 2023Assignee: ADVANCED MICRO DEVICES, INC.Inventors: John Kalamatianos, Krishnan V. Ramani, Susumu Mashimo
-
Patent number: 11635963Abstract: Techniques are disclosed for address manipulation using indices and tags. A first index is generated from bits of a processor program counter, where the first index is used to access a branch predictor bimodal table. A first branch prediction is provided from the bimodal table, based on the first index. The first branch prediction is matched against N tables, where the tables contain prior branch histories, and where: the branch history in table T(N) is of greater length than the branch history of table T(N-1), and the branch history in table T(N-1) is of greater length than the branch history of table T(N-2). A processor address is manipulated using a greatest length of hits of branch prediction matches from the N tables, based on one or more hits occurring. The branch predictor address is manipulated using the first branch prediction from the bimodal table, based on zero hits occurring.Type: GrantFiled: June 30, 2021Date of Patent: April 25, 2023Assignee: MIPS Tech, LLCInventors: Parthiv Pota, Sanjay Patel, Raj Kumar Singh Parihar
-
Patent number: 11636054Abstract: A memory controller includes a command queue and an arbiter operating in a first voltage domain, and a physical layer interface (PHY) operating in a second voltage domain. The memory controller includes isolation cells operable to isolate the PHY from the first voltage domain. A local power state controller, in response to a first power state command, provides configuration and state data for storage in an on-chip RAM memory, causes the memory controller to enter a powered-down state, and maintains the PHY in a low-power state in which the second voltage domain is powered while the memory controller is in the powered-down state.Type: GrantFiled: March 31, 2021Date of Patent: April 25, 2023Assignee: Advanced Micro Devices, Inc.Inventors: Kevin M. Brandl, Indrani Paul, Jean J. Chittilappilly, Abhishek Kumar Verma, James R. Magro, Kavyashree Pilar
-
Patent number: 11636055Abstract: A method for performing access management of a memory device in predetermined communications architecture with aid of flexible delay time control and associated apparatus are provided. The method may include: utilizing at least one upper layer controller of a transmission interface circuit within the memory controller to dynamically set a delay parameter regarding transmission from the memory device to a host device, for preventing sleeping in delay time(s) corresponding to the delay parameter; utilizing a physical layer (PHY) circuit of the transmission interface circuit to transmit first data from the memory device to the host device, wherein a first delay time starts from a first time point at which transmitting the first data from the memory device to the host device is completed; and utilizing the PHY circuit to start transmitting second data from the memory device to the host device in the first delay time without restarting from sleeping.Type: GrantFiled: September 15, 2021Date of Patent: April 25, 2023Assignee: Silicon Motion, Inc.Inventors: Wen-Shu Chen, Kuo-Cyuan Kuo, I-Ta Chen, Chih-Chiang Chen
-
Patent number: 11636053Abstract: Some embodiments provide a method of providing distributed storage services to a host computer from a network interface card (NIC) of the host computer. At the NIC, the method accesses a set of one or more external storages operating outside of the host computer through a shared port of the NIC that is not only used to access the set of external storages but also for forwarding packets not related to an external storage. In some embodiments, the method accesses the external storage set by using a network fabric storage driver that employs a network fabric storage protocol to access the external storage set. The method presents the external storage as a local storage of the host computer to a set of programs executing on the host computer. In some embodiments, the method presents the local storage by using a storage emulation layer on the NIC to create a local storage construct that presents the set of external storages as a local storage of the host computer.Type: GrantFiled: January 9, 2021Date of Patent: April 25, 2023Assignee: VMWARE, INC.Inventors: Jinpyo Kim, Claudio Fleiner, Marc Fleischmann, Shoby A. Cherian, Anjaneya P. Gondi
-
Patent number: 11625343Abstract: Memory systems with a communications bus (and associated systems, devices, and methods) are disclosed herein. In one embodiment, a memory device includes an input/output terminal separate from data terminals of the memory device. The input/output terminal can be operably connected to a memory controller via a communications bus. The memory device can be configured to initiate a communication with the memory controller by outputting a signal via the input/output terminal and/or over the communications bus. The memory device can be configured to output the signal in accordance with a clock signal that is different from a second clock signal used to output or receive data signals via the data terminals. In some embodiments, the memory device is configured to initiate communications over the communication bus only when it possesses a communication token. The communication token can be transferred between memory devices operably connected to the communications bus.Type: GrantFiled: May 12, 2021Date of Patent: April 11, 2023Assignee: Micron Technology, Inc.Inventor: Sujeet Ayyapureddi
-
Patent number: 11620159Abstract: A method for scheduling input/output (I/O) commands is described. The method includes receiving, by an I/O scheduler, an I/O command from an application; generating, by the I/O controller, an I/O resource requirement based on the I/O command; determining, by a traffic controller, that an amount of available resources satisfies a criteria based on the I/O resource requirement; and sending, by the traffic controller, the I/O command to a queue in response to the criteria being satisfied.Type: GrantFiled: May 28, 2021Date of Patent: April 4, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Ilgu Hong, Yang Seok Ki, Changho Choi
-
Patent number: 11620246Abstract: A microcontroller system that includes a central processing unit (CPU), a first system memory, a first peripheral module, and a DMA controller is disclosed. The DMA controller includes a DMA processor, a DMA memory, and a DMA interconnect. The DMA memory stores information associated with the DMA processor. The DMA processor receives a command from the CPU or a signal from a peripheral processor of the first peripheral module that a first data transfer is requested. The DMA processor receives first data from the first system memory or the first peripheral module. The DMA processor, based at least in part on the information stored in the DMA memory, transmits the first data to the first peripheral module or the first system memory, thereby sparing the CPU from managing the transferring of the first data.Type: GrantFiled: May 24, 2022Date of Patent: April 4, 2023Assignee: Ambiq Micro, Inc.Inventors: Stephen James Sheafor, Daniel Martin Cermak, Roger Serwy, Marc Miller