Patents Examined by Michael T. Tran
-
Patent number: 11934690Abstract: A method includes determining a first memory access count threshold for a first word line of a block of memory cells and determining a second memory access count threshold for a second word line of the block of memory cells. The second memory access count threshold can be greater than the first memory access count threshold. The method can further include incrementing a memory block access count corresponding to the block of memory cells that includes the first word line and the second word line in response to receiving a memory access command and refreshing the first word line when the memory block access count corresponding to the block of memory cells is equal to the first memory access count threshold.Type: GrantFiled: February 2, 2023Date of Patent: March 19, 2024Assignee: Micron Technology, Inc.Inventors: Tao Liu, Ting Luo, Jianmin Huang
-
Patent number: 11935603Abstract: A non-volatile memory has an array of non-volatile memory cells, first reference word lines and second reference word lines, and sense amplifiers. The sense amplifiers read system data, that has been written to supplemental non-volatile memory cells of the first reference word lines, using comparison of the supplemental non-volatile memory cells of the first reference word lines to supplemental non-volatile memory cells of the second reference word lines. Status of erasure of the non-volatile memory cells of the array is determined based on reading the system data.Type: GrantFiled: January 11, 2022Date of Patent: March 19, 2024Assignee: Infineon Technologies LLCInventors: Amichai Givant, Idan Koren, Shivananda Shetty, Pawan Singh, Yoram Betser, Kobi Danon, Amir Rochman
-
Patent number: 11929111Abstract: A sense amplifier, a memory and a method for controlling the sense amplifier are provided. The sense amplifier includes: an amplification module, arranged to read data in a memory cell; and a control module, electrically connected to the amplification module. In a first offset compensation stage of the sense amplifier, the control module is arranged to configure the amplification module to include a first inverter and a second inverter, and each of the first inverter and the second inverter is an inverter an input terminal and an output terminal connected to each other; and in a second offset compensation stage of the sense amplifier, the control module is arranged to configure the amplification module to include a current mirror structure.Type: GrantFiled: September 10, 2021Date of Patent: March 12, 2024Assignees: ANHUI UNIVERSITY, CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Zhiting Lin, Guanglei Wen, Jun He, Zhan Ying, Xin Li, Kanyu Cao, Wenjuan Lu, Chunyu Peng, Xiulong Wu, Junning Chen
-
Patent number: 11922987Abstract: A novel storage device is provided. The storage device includes a first wiring, a second wiring, and a first memory cell. The first memory cell includes a first transistor and a first magnetic tunnel junction device. One of a source or a drain of the first transistor is electrically connected to a first wiring. The other of the source or the drain of the first transistor is electrically connected to one terminal of the first magnetic tunnel junction device. Another terminal of the first magnetic tunnel junction device is electrically connected to the second wiring. The first transistor includes an oxide semiconductor in its channel formation region.Type: GrantFiled: December 14, 2022Date of Patent: March 5, 2024Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Yoshiaki Oikawa, Atsushi Miyaguchi, Hideki Uochi
-
Patent number: 11908507Abstract: A semiconductor memory device includes a command and address generator configured to decode a command to generate an active command, and generate an address applied with the active command as a row address, a control signal generator configured to generate sequence data changing with a random sequence in response to the active command, and generate a random pick signal when the sequence data is equal to previously stored comparison data, and a memory cell array comprising an odd page memory cell array including a plurality of first memory cells and an even page memory cell array including a plurality of second memory cells, and configured to simultaneously perform the active operation and a hidden hammer refresh operation on the selected first and second memory cells in response to the row address when the random pick signal is activated in response to the active command.Type: GrantFiled: April 18, 2022Date of Patent: February 20, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Jongmin Bang, Seungki Hong
-
Patent number: 11908947Abstract: A semiconductor device having a novel structure is provided. The semiconductor device includes a CPU and an accelerator. The accelerator includes a first memory circuit and an arithmetic circuit. The first memory circuit includes a first transistor. The first transistor includes a semiconductor layer containing a metal oxide in a channel formation region. The arithmetic circuit includes a second transistor. The second transistor includes a semiconductor layer containing silicon in a channel formation region. The first transistor and the second transistor are provided to be stacked. The CPU includes a CPU core including a flip-flop provided with a backup circuit. The backup circuit includes a third transistor. The third transistor includes a semiconductor layer containing a metal oxide in a channel formation region.Type: GrantFiled: July 27, 2020Date of Patent: February 20, 2024Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Munehiro Kozuma, Takahiko Ishizu, Takeshi Aoki, Masashi Fujita, Kazuma Furutani, Kousuke Sasaki
-
Patent number: 11910722Abstract: Embodiments of the invention include a subtractive top via as a bottom electrode contact for an embedded memory structure. Forming the bottom electrode contact includes depositing a conductive material on an underlayer and etching the conductive material to form an extended via and a conductive pad as an integral unit. The extended via extends from the conductive pad such that the extended via is adjacent to a memory structure, the extended via being formed as a first contact for the memory structure.Type: GrantFiled: December 6, 2021Date of Patent: February 20, 2024Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ashim Dutta, Chih-Chao Yang
-
Patent number: 11910586Abstract: An IC structure comprises a substrate, a first SRAM cell, and a second SRAM cell. The first SRAM cell is formed over the substrate and comprises a first N-type transistor. The second SRAM cell is formed over the substrate and comprises a second N-type transistor. A gate structure of first N-type transistor of the first SRAM cell has a different work function metal composition than a gate structure of the second N-type transistor of the second SRAM cell.Type: GrantFiled: October 28, 2022Date of Patent: February 20, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventor: Jhon-Jhy Liaw
-
Patent number: 11901004Abstract: A memory array, a memory structure and an operation method of a memory array are provided. The memory array includes memory cells, floating gate transistors, bit lines and word lines. The memory cells each comprise a capacitor and an electrically programmable non-volatile memory (NVM) serially connected to the capacitor, and further comprise a write transistor with a first source/drain terminal coupled to a common node of the capacitor and the electrically programmable NVM. The floating gate transistors respectively have a gate terminal electrically floated and coupled to the capacitors of a column of the memory cells. The bit lines respectively coupled to the electrically programmable NVMs of a row of the memory cells. The word lines respectively coupled to gate terminals of the write transistors in a row of the memory cells.Type: GrantFiled: April 8, 2022Date of Patent: February 13, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kerem Akarvardar, Win-San Khwa, Rawan Naous, Jin Cai, Meng-Fan Chang, Hon-Sum Philip Wong
-
Patent number: 11894061Abstract: A memory programming circuit for programming a non-volatile memory device having an array structure includes a plurality of rows, each row having a row index and comprising one or more memory units, each memory unit being configured to receive one or more input signals and to deliver one or more output signals, the memory programming circuit comprising: a first source line connected to the top electrode of the memory units comprised at rows of odd row indices, and a second source line connected to the top electrodes of the memory units comprised at rows of even row indices.Type: GrantFiled: April 29, 2022Date of Patent: February 6, 2024Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventor: Thomas Dalgaty
-
Patent number: 11887671Abstract: A method for programming a three-dimensional (3D) memory device is provided. The 3D memory device has a plurality of memory strings with memory cells vertically stacked, and each memory cell is addressable through a word line and a bit line. The method for programming the 3D memory device includes the following steps: applying a program voltage on a selected word line; applying a first pass voltage on a first group of unselected word lines; and applying a second pass voltage on a second group of unselected word lines, wherein the second pass voltage is different from the first pass voltage.Type: GrantFiled: November 4, 2021Date of Patent: January 30, 2024Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Haibo Li, Joohyun Jin, Chao Zhang
-
Patent number: 11887673Abstract: The present technology relates to an electronic device. A memory device according to the present technology includes a plurality of memory cells connected to a word line, an operation controller configured to apply a first or a second read voltage to the word line and to obtain data that is stored in the plurality of memory cells through bit lines that are respectively connected to the plurality of memory cells, and a read voltage controller configured to control the operation controller to read the data that is stored in the plurality of memory cells by using the second read voltage, and to read the data that is stored in the plurality of memory cells by using the first read voltage according to the number of off cells that are counted based on the data that is read by using the second read voltage, in response to a read command.Type: GrantFiled: January 13, 2022Date of Patent: January 30, 2024Assignee: SK hynix Inc.Inventors: Jong Woo Kim, Young Cheol Shin
-
Patent number: 11887675Abstract: Embodiments are provided that include a memory device having a memory array including a plurality of access lines and data lines. The memory device further includes a circuit coupled to the plurality of access lines and configured to provide consecutive pulses to a selected one of the plurality of access lines. Each pulse of the consecutive pulses includes a first voltage and a second voltage. The first voltage is greater in magnitude than the second voltage, and the first voltage is applied for a shorter duration than the second voltage.Type: GrantFiled: September 29, 2022Date of Patent: January 30, 2024Inventor: Toru Tanzawa
-
Patent number: 11881279Abstract: A solid state drive (SSD) device, including a substrate; a first buffer chip disposed on the substrate; a second buffer chip disposed on the first buffer chip; a plurality of first nonvolatile memory chips connected to the second buffer chip through wire bonding; a controller configured to transmit a control signal to the plurality of first nonvolatile memory chips through a first channel; and a first redistribution layer disposed in the substrate and configured to electrically connect the first channel to the first buffer chip, wherein the first buffer chip is connected to the first redistribution layer through flip chip bonding, and the second buffer chip is connected to the first redistribution layer through a first wire.Type: GrantFiled: August 2, 2022Date of Patent: January 23, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Ji Woon Park, Jae-Sang Yun
-
Patent number: 11872009Abstract: Methods, systems, apparatuses, and/or devices for determining a baseline for an individual. The methods, systems, apparatuses, and/or devices may include a first memory device for computer storage. The methods, systems, apparatuses, and/or devices may include a processing device coupled to the first memory device, where the processing device is configured to: receive profile information for a user; generate a user profile based on the profile information; query a set of baseline profiles stored at the first memory device or a second memory device to identify a subset of baseline profiles; aggregate baseline profile information from the first baseline profile and baseline profile information from the second baseline profile to obtain an aggregated baseline profile; and set a baseline for a physiological parameter of the user from which to measure against for the physiological parameter, wherein the baseline is based on the physiological parameter of the aggregated baseline profile.Type: GrantFiled: August 4, 2020Date of Patent: January 16, 2024Inventors: Devin Warner Miller, David Rich Miller
-
Patent number: 11875838Abstract: A memory device with shortened access time in data reading is provided. The memory device includes a first layer and a second layer positioned above the first layer, the first layer includes a reading circuit, and the second layer includes a first memory cell and a second memory cell. The reading circuit includes a Si transistor. The first memory cell and the second memory cell each include an OS transistor. The first memory cell is electrically connected to the reading circuit, and the second memory cell is electrically connected to the reading circuit. When a first current corresponding to first data retained in the first memory cell flows from the reading circuit to the first memory cell and a second current corresponding to second data retained in the second memory cell flows from the reading circuit to the second memory cell, the reading circuit compares the current amounts of the first current and the second current, and reads the first data.Type: GrantFiled: July 6, 2020Date of Patent: January 16, 2024Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Yuto Yakubo, Takahiko Ishizu
-
Patent number: 11875834Abstract: According to one embodiment, a magnetic memory device includes a first memory cell and a control circuit. The first memory cell includes a first magnetoresistance effect element and a first switching element coupled in series. The control circuit is configured to repeatedly apply a first voltage to the first memory cell until a first condition is satisfied in a first operation.Type: GrantFiled: September 2, 2021Date of Patent: January 16, 2024Assignee: Kioxia CorporationInventor: Masayoshi Iwayama
-
Patent number: 11861184Abstract: A method for determining a resultant data word when accessing memory cells includes reading a set of memory cells, and determining first and second data words therefrom. Each memory cell is assigned a component of the first and second data words. The first and second data words for the respective memory cell assume a first value if a first comparison with a first reference value and a second comparison with a second reference value show that the two reference values are greater and assume a second value if the first comparison with the first reference value and the second comparison with the second reference value show that the two reference values are smaller. The first and second data words assume at least one third value if neither condition is satisfied. The resultant data word is determined based on the first or second data words. A corresponding device is also proposed.Type: GrantFiled: September 13, 2022Date of Patent: January 2, 2024Assignee: Infineon Technologies AGInventors: Thomas Kern, Michael Goessel
-
Patent number: 11862234Abstract: A memory device may include a first data line driver circuit that generates a first reference voltage set based on a first code and a second code associated with a first data line, and determines bit values of the first input data received through the first data line, based on the first reference voltage set. A second data line driver circuit may similarly generate a second reference voltage set. The reference voltages may have levels based on a decision feedback equalization (DFE) technique to reduce bit errors otherwise caused by inter symbol interference.Type: GrantFiled: December 1, 2021Date of Patent: January 2, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Yoon-Joo Eom, Seungjun Bae, Hye Jung Kwon, Young-Ju Kim
-
Patent number: 11837299Abstract: An operation method of a multi-bits read only memory includes a step of applying a gate voltage to a conductive gate, a first voltage to a first electrode, and a second voltage to a second electrode. The multi-bits read only memory of the present invention includes a substrate and a transistor structure with the conductive gate mounted between the first electrode and the second electrode, a first oxide located between the first electrode and the conductive gate, and a second oxide located between the second electrode and the conductive gate. The present invention creates an initial state wherein the transistor structure is not conducting, an intermediate state wherein the first oxide is punched through by the first voltage, and a fully opened state wherein both the first oxide and the second oxide are punched through. The aforementioned states allow storage of multiple bits on the read only memory.Type: GrantFiled: April 8, 2022Date of Patent: December 5, 2023Assignee: Jmem Technology Co., LtdInventor: Chen-Feng Chang