Patents Examined by Moin M Rahman
-
Patent number: 11832489Abstract: A light-emitting device includes: a plurality of first electrodes respectively disposed in a first subpixel, a second subpixel, and a third subpixel; a second electrode facing the plurality of first electrodes; a first emission layer disposed in the first subpixel to emit a first-color light; a second emission layer disposed in the second subpixel to emit a second-color light; a first layer disposed between the second electrode and each of the first emission layer and the second emission layer, and integrated with the first subpixel, the second subpixel, and the third subpixel; a hole transport region disposed between the plurality of first electrodes and each of the first layer, the first emission layer, and the second emission layer; a first auxiliary layer disposed between the hole transport region and the first emission layer; and a first intermediate layer disposed between the first auxiliary layer and the first emission layer.Type: GrantFiled: October 1, 2020Date of Patent: November 28, 2023Assignee: Samsung Display Co., LTD.Inventors: Pyungeun Jeon, Yoojin Sohn, Juwon Lee, Wonjong Kim
-
Patent number: 11830925Abstract: The present invention provides a method of manufacturing a graphene transistor 101, the method comprising: (a) providing a substrate having a substantially flat surface, wherein the surface comprises an insulating region 110 and an adjacent semiconducting region 105; (b) forming a graphene layer structure 115 on the surface, wherein the graphene layer structure is disposed on and across a portion of both the insulating region and the adjacent semiconducting region; (c) forming a layer of dielectric material 120 on a portion of the graphene layer structure which is itself disposed on the semiconducting region 105; and (d) providing: a source contact 125 on a portion of the graphene layer structure which is itself disposed on the insulating region 110; a gate contact 130 on the layer of dielectric material 120 and above a portion of the graphene layer structure which is itself disposed on the semiconducting region 105; and a drain contact 135 on the semiconducting region 105 of the substrate surface.Type: GrantFiled: September 17, 2021Date of Patent: November 28, 2023Assignee: Paragraf LimitedInventors: Thomas James Badcock, Robert Wallis, Ivor Guiney, Simon Thomas
-
Patent number: 11824099Abstract: A method includes forming a gate structure over a silicon on insulator (SOI) substrate. The SOI substrate comprising: a base semiconductor layer; an insulator layer over the base semiconductor layer; and a top semiconductor layer over the insulator layer. The method further includes depositing a gate spacer layer over a top surface and along a sidewall of the gate structure; etching the gate spacer layer to define a gate spacer on the sidewall of the gate structure; after etching the gate spacer layer, etching a recess into the top semiconductor layer using a first etch process; and after the first etch process, extending the recess further into the top semiconductor layer using a second etch process. The first etch process is different from the second etch process. The method further includes forming a source/drain region in the recess after the second etch process.Type: GrantFiled: June 15, 2020Date of Patent: November 21, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chi-Ming Chen, Kuei-Ming Chen, Po-Chun Liu, Chung-Yi Yu
-
Patent number: 11818959Abstract: Embodiments of the disclosure provide methods and apparatus for fabricating magnetic tunnel junction (MTJ) structures on a substrate in for hybrid (or called integrated) spin-orbit-torque magnetic spin-transfer-torque magnetic random access memory (SOT-STT MRAM) applications. In one embodiment, the method includes one or more magnetic tunnel junction structures disposed on a substrate, the magnetic tunnel junction structure comprising a first ferromagnetic layer and a second ferromagnetic layer sandwiching a tunneling barrier layer, a spin orbit torque (SOT) layer disposed on the magnetic tunnel junction structure, and a back end structure disposed on the spin orbit torque (SOT) layer.Type: GrantFiled: July 19, 2021Date of Patent: November 14, 2023Assignee: Applied Materials, Inc.Inventors: Hsin-wei Tseng, Chando Park, Jaesoo Ahn, Lin Xue, Mahendra Pakala
-
Patent number: 11814283Abstract: Various embodiments of the present disclosure are directed towards a microelectromechanical system (MEMS) device. The MEMS device includes a dielectric structure disposed over a first semiconductor substrate, where the dielectric structure at least partially defines a cavity. A second semiconductor substrate is disposed over the dielectric structure. The second semiconductor substrate includes a movable mass, where opposite sidewalls of the movable mass are disposed between opposite sidewall of the cavity. An anti-stiction structure is disposed between the movable mass and the dielectric structure, where the anti-stiction structure is a first silicon-based semiconductor.Type: GrantFiled: June 16, 2021Date of Patent: November 14, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kuei-Sung Chang, Chun-Wen Cheng, Fei-Lung Lai, Shing-Chyang Pan, Yuan-Chih Hsieh, Yi-Ren Wang
-
Patent number: 11818874Abstract: A method for manufacturing a semiconductor device includes providing a substrate structure including a substrate, an interlayer dielectric layer, multiple trenches in the interlayer dielectric layer including first, second, third trenches for forming respective gate structures of first, second, and third transistors, forming an interface layer on the bottom of the trenches; forming a high-k dielectric layer on the interface layer and sidewalls of the trenches; forming a first PMOS work function adjustment layer on the high-k dielectric layer of the third trench; forming a second PMOS work function adjustment layer in the trenches after forming the first PMOS work function adjustment layer; forming an NMOS work function layer in the trenches after forming the second PMOS work function adjustment layer; and forming a barrier layer in the trenches after forming the NMOS work function layer and a metal gate layer on the barrier layer.Type: GrantFiled: December 9, 2021Date of Patent: November 14, 2023Assignees: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventor: Yong Li
-
Patent number: 11810962Abstract: A method for forming a high electron mobility transistor (HEMT) includes forming a buffer layer on a transparent substrate. The method further includes forming a barrier layer on the buffer layer. A channel region is formed in the buffer layer adjacent to the interface between the buffer layer and the barrier layer. The method further includes forming a dielectric layer on the barrier layer. The method further includes forming source/drain electrodes through the dielectric layer and the barrier layer and disposed on the buffer layer. The method further includes forming a shielding layer conformally covering the dielectric layer and the source/drain electrodes. The method further includes performing a thermal process on the source/drain electrodes.Type: GrantFiled: June 25, 2020Date of Patent: November 7, 2023Assignee: Vanguard International Semiconductor CorporationInventors: Cheng-Wei Chou, Hsin-Chih Lin
-
Patent number: 11804507Abstract: A solid-state imaging device including a first substrate having a pixel unit formed thereon and including a first semiconductor substrate and a first multi-layered wiring layer stacked, a second substrate having a circuit formed thereon and including a second semiconductor substrate and a second multi-layered wiring layer, the circuit having a predetermined function, and a third substrate having a circuit formed thereon and including a third semiconductor substrate and a third multi-layered wiring layer. The first substrate and the second substrate are bonded together such that that the first multi-layered wiring layer and the second semiconductor substrate are opposed to each other. The solid-state imaging device includes a first coupling structure and a second coupling structure. The first coupling structure electrically couples a circuit of the first substrate and the circuit of the second substrate.Type: GrantFiled: November 23, 2021Date of Patent: October 31, 2023Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Ikue Mitsuhashi, Reijiroh Shohji, Minoru Ishida, Tadashi Iijima, Takatoshi Kameshima, Hideto Hashiguchi, Hiroshi Horikoshi, Masaki Haneda
-
Patent number: 11798920Abstract: A light emitting device includes a substrate, a plurality of light emitting elements disposed in a light-emitting region on the substrate, at least one first wiring part surrounding the light-emitting region, at least one second wiring part, together with the at least one first wiring part, demarcating the light-emitting region into a plurality of demarcated regions, a first wall formed along and covering the at least one first wiring part to surround the light-emitting region, at least one second wall formed along and covering corresponding one or more of the at least one second wiring part, and a light-transmissive member containing a wavelength converting material, covering an entire light-emitting region.Type: GrantFiled: May 14, 2021Date of Patent: October 24, 2023Assignee: NICHIA CORPORATIONInventor: Yusuke Kawano
-
Patent number: 11791399Abstract: The present application discloses a method for fabricating semiconductor device with a graphene-based element. The method includes providing a substrate; forming a stacked gate structure over the substrate; forming first spacers on sidewalls of the gate stack structure, wherein the first spacers comprise graphene; forming sacrificial spacers on sidewall of the first spacers; and forming second spacers on sidewall of the sacrificial spacers.Type: GrantFiled: November 1, 2021Date of Patent: October 17, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Tse-Yao Huang
-
Patent number: 11791382Abstract: A power semiconductor including a gate, a source, a plurality of first long-strip source metal layer, a drain and a plurality of second long-strip drain metal layer is provided. The source includes a first copper particle layer and a first metal layer that covers the bottom surface of the first copper particle layer. The source is bonded to the first long-strip source metal layer via a first metal pillar. The drain includes a second copper particle layer and a second metal layer that covers the bottom surface of the second copper particle layer. The drain is bonded to the second long-strip drain metal layer via a second metal pillar. The thickness of the first copper particle layer and the second copper particle layer are 5 ?m˜100 ?m. The first copper particle layer and the second copper particle layer are formed by plating and stacking a plurality of large-grain copper.Type: GrantFiled: September 20, 2022Date of Patent: October 17, 2023Inventors: Tso-Tung Ko, Brian Cinray Ko, Kuang-Ming Liao, Chen-Yu Liao
-
Patent number: 11784246Abstract: According to one embodiment, a semiconductor device includes first to fourth electrodes, a semiconductor member, and first and second insulating members. The semiconductor member is located between the second and first electrodes, and includes a first semiconductor region a second semiconductor region between the first semiconductor region and the first electrode, a third semiconductor region between the second semiconductor region and the first electrode, a fourth semiconductor region between the second semiconductor region and the first electrode, a fifth semiconductor region between the first semiconductor region and the second electrode, a sixth semiconductor region between the fifth semiconductor region and the second electrode, and a seventh semiconductor region between the fifth semiconductor region and the second electrode. A portion of the first insulating member is between the third electrode and the semiconductor member.Type: GrantFiled: August 25, 2021Date of Patent: October 10, 2023Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventors: Ryohei Gejo, Tatsunori Sakano, Takahiro Kato
-
Patent number: 11778849Abstract: A display module includes a window including a base substrate and a bezel pattern overlapping the base substrate in a plan view, and a display panel. The bezel pattern includes a first bezel pattern extending along an edge of the base substrate, and a second bezel pattern which extends from the first bezel pattern and of which at least a portion defines a transmission area. The display panel includes a glass substrate, an encapsulation substrate on the glass substrate, a sealing member coupling the glass substrate and the encapsulation substrate and overlapping the first bezel pattern in the plan view, a circuit element layer disposed on the glass substrate and including a transistor, and a display element layer disposed on the circuit element layer and including light emitting elements. The display element layer exposes a portion of a layer disposed thereunder, which corresponds to the transmission area.Type: GrantFiled: February 10, 2021Date of Patent: October 3, 2023Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Keehyun Nam, Jun-woo Kim, Hyesuk An, Gyung-hyun Ko, Hoon Kim
-
Patent number: 11777008Abstract: A gate-all-around structure is provided. The gate-all-around structure includes a plurality of nanostructures stacked over a substrate in a vertically direction, and the nanostructures extends from a gate region to a source/drain (S/D) region. The gate-all-around structure includes a gate structure formed in the gate region around the first nanostructures, and a S/D structure formed in the S/D region. The S/D structure is in direct contact with a top surface of one of the nanostructures.Type: GrantFiled: October 15, 2020Date of Patent: October 3, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chao-Ching Cheng, Yu-Lin Yang, I-Sheng Chen, Tzu-Chiang Chen
-
Patent number: 11754511Abstract: The invention relates to a method for optically representing electronic semiconductor components 2 on structural units 1 as used for contacting semiconductor components, and to a device which can be used for this purpose. The aim of the invention is to improve navigation on the structural unit 1. Regarding the structural unit 1 provided on a holding surface 19 of a holding device 18, a graphical representation 4 of the structural unit 1 or its semiconductor component 2, or of a section thereof, is provided, and a live image 3 of the semiconductor component 2 is displayed on a first display unit 33. A first graphical representation 4 is also displayed on the first display unit 33 in such a way that elements of the first graphical representation 4, referred to as overlays 5, superimpose the live image 3. The first graphical representation 4 is synchronized with the live image 3 in a computer-aided manner such that at least one overlay 5 corresponds to the associated element of the live image 3.Type: GrantFiled: November 19, 2018Date of Patent: September 12, 2023Assignee: FormFactor, Inc.Inventors: Jens Fiedler, Sebastian Gießmann
-
Patent number: 11758716Abstract: An electronic device comprises an array of memory cells comprising a channel material laterally proximate to tiers of alternating conductive materials and dielectric materials. The channel material comprises a heterogeneous semiconductive material varying in composition across a width thereof. Related electronic systems and methods are also disclosed.Type: GrantFiled: August 29, 2019Date of Patent: September 12, 2023Assignee: Micron Technology, Inc.Inventor: Adam W. Saxler
-
Patent number: 11749725Abstract: A semiconductor structure includes a first epitaxial source/drain (S/D) feature disposed over a first semiconductor fin, a second epitaxial S/D feature disposed over a second semiconductor fin and adjacent to the first epitaxial S/D feature, an interlayer dielectric (ILD) layer disposed over the first and the second epitaxial S/D features, a dielectric feature disposed In the ILD layer and contacting the second epitaxial S/D feature, and a conductive feature disposed in the ILD layer and contacting the first epitaxial S/D feature, where a portion of the conductive feature extends to contact the dielectric feature.Type: GrantFiled: November 16, 2020Date of Patent: September 5, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Sheng-Tsung Wang, Chia-Hao Chang, Yu-Ming Lin, Chih-Hao Wang
-
Patent number: 11749758Abstract: A Junction Barrier Schottky (JBS) diode includes an N-type epitaxial layer disposed on SiC substrate, P+ wavy regions are disposed in the epitaxial layer adjoining a top planar surface, each of which is separated from an adjacent one of the wavy regions by a Schottky barrier contact region. P+ island regions are disposed in the Schottky barrier contact regions. A top metal layer is disposed along the top planar surface in direct contact with the Schottky barrier contact regions, the P+ wavy regions, and the P+ island regions, the top metal layer comprising the anode of the JBS diode. A bottom metal layer is disposed beneath the SiC substrate. The bottom metal layer comprises the cathode of the JBS diode.Type: GrantFiled: September 28, 2020Date of Patent: September 5, 2023Assignee: SEMIQ INCORPORATEDInventors: Rahul R. Potera, Carl A. Witt
-
Patent number: 11751452Abstract: According to one embodiment, a display device includes a first substrate, a second substrate opposing the first substrate, a wiring substrate connected to the first substrate, a cover member located on an opposite side to the first substrate so as to interpose the second substrate therebetween and a conductive layer maintained at a predetermined potential, and the first substrate includes an extension portion extending further from the second substrate, the wiring substrate is connected to the extension portion, the cover member includes a first surface opposing the extension portion, and the conductive layer overlaps the extension portion in plan view.Type: GrantFiled: December 13, 2021Date of Patent: September 5, 2023Assignee: Japan Display Inc.Inventor: Hirokazu Seki
-
Patent number: 11749641Abstract: Embodiments of semiconductor devices and fabrication methods thereof are disclosed. In an example, a semiconductor device includes NAND memory cells and a first bonding layer including first bonding contacts. The semiconductor device also includes a second semiconductor structure including DRAM cells and a second bonding layer including second bonding contacts. The semiconductor device also includes a third semiconductor structure including a processor, SRAM cells, and a third bonding layer including third bonding contacts. The semiconductor device further includes a first bonding interface between the first and third bonding layers, and a second bonding interface between the second and third bonding layers. The first bonding contacts are in contact with a first set of the third bonding contacts at the first bonding interface. The second bonding contacts are in contact with a second set of the third bonding contacts at the second bonding interface. The first and second bonding interfaces are in a same plane.Type: GrantFiled: May 6, 2021Date of Patent: September 5, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Weihua Cheng, Jun Liu