Patents Examined by Molly K Reida
-
Patent number: 10651039Abstract: A method of forming a semiconductor device includes forming source regions and drain regions in a semiconductor substrate, and a gate electrode over said semiconductor substrate and between said source and drain regions. The gate electrode is formed from a first semiconductor gate electrode layer deposited on said gate dielectric layer at a first substrate temperature. A second semiconductor gate electrode layer is deposited on the first semiconductor gate electrode layer at a second substrate temperature greater than said first temperature. The two gate electrode layers may be annealed to form a homogenous polycrystalline layer with improved grain size distribution, thereby improving transistor matching in a semiconductor device.Type: GrantFiled: December 29, 2017Date of Patent: May 12, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Pushpa Mahalingam, Umamaheswari Aghoram
-
Patent number: 10651046Abstract: Methods of self-aligned multiple patterning. A mandrel is formed over a hardmask, and a planarizing layer is formed over the mandrel and the hardmask. The planarizing layer is patterned to form first and second trenches exposing respective first and second lengthwise sections of the mandrel. A portion of the patterned planarizing layer covers a third lengthwise section of the mandrel arranged between the first and second lengthwise sections of the mandrel. After patterning the planarizing layer, the first and second lengthwise sections of the mandrel are removed with an etching process to define a pattern including a mandrel line exposing respective first portions of the hardmask. The third lengthwise section of the mandrel is masked by the portion of the planarizing layer during the etching process, and the third lengthwise section covers a second portion of the hardmask arranged along the mandrel line between the first portions of the hardmask.Type: GrantFiled: October 8, 2018Date of Patent: May 12, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Hsueh-Chung Chen, Brendan O'Brien, Martin O'Toole, Keith Donegan
-
Patent number: 10644129Abstract: A method is presented for performing a gate cut in a field effect transistor (FET) structure. The method includes forming a plurality of fins and at least one insulating pillar over a semiconductor substrate, depositing a first work function metal layer, removing the first work function metal layer from a first set of fins, depositing a second work function metal layer, depositing a conductive material over the second work function metal layer, forming at least one gate trench through the conductive material and adjacent the first set of fins to separate active gate regions, and filling the at least one gate trench with an insulating material.Type: GrantFiled: October 11, 2019Date of Patent: May 5, 2020Assignee: International Business Machines CorporationInventors: Ruqiang Bao, Siva Kanakasabapathy, Andrew M. Greene
-
Patent number: 10644030Abstract: An integrated circuit includes a substrate and a plurality of standard cells. The standard cells are formed on the substrate, wherein each standard cell comprises a first fin, a second fin and a third fin, the second fin is located between the first fin and the third fin, and there is a first interval between the first fin and the second fin is different from a second interval between the first fin and the third fin.Type: GrantFiled: July 30, 2018Date of Patent: May 5, 2020Assignee: MEDIATEK INC.Inventors: Chuan-Shian Fu, Cheng-Jyi Chang, Shao-Hwang Sher
-
Patent number: 10643944Abstract: A first conductive routing structure is electrically connected to a first electronic component. A second conductive routing structure is electrically connected to a second electronic component. An additive deposition process deposits a material over a surface of a processed wafer to form a conductive or resistive structure, which extends from a portion of the first conductive routing structure to a portion of the second conductive routing structure, to configure a circuit including the first and second electronic components.Type: GrantFiled: July 30, 2018Date of Patent: May 5, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Paul Merle Emerson, Benjamin Stassen Cook
-
Patent number: 10636750Abstract: A semiconductor device which includes a substrate having integrated circuits; and metallization layers on the substrate, the metallization layers having a peripheral region adjacent to a kerf region of the semiconductor device and containing a crack stop structure. The crack stop structure includes a bottom portion containing a plurality of the metallization layers connected by vias with each metallization layer decreasing in width in a step pyramid structure from a bottom of the bottom portion to a top of the bottom portion; and a top portion containing a top metallization layer of the metallization layers connected to the bottom portion, the top metallization layer being wider than a top-most metallization layer of the bottom portion and having a segment that extends toward the kerf region so as to create an overhang with respect to the bottom portion.Type: GrantFiled: October 15, 2018Date of Patent: April 28, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Shidong Li, Kirk D. Peterson, Nicolas Pizzuti, Thomas M. Shaw, Thomas A. Wassick
-
Patent number: 10629612Abstract: A memory device includes first to third electrode layers and first to third columnar bodies. The first electrode layers are stacked above a foundation layer. The second and third electrode layers are arranged above the first electrode layers in a direction crossing a stacking direction of the first electrode layers. The first columnar body extends through the first and second electrode layers. The second columnar body extends through the first and third electrode layers. The third columnar body extends through the first electrode layers, and is positioned between the second electrode layer and the third electrode layer. The first to third columnar bodies include first to third semiconductor layers, respectively. The first and second semiconductor layers are electrically connected to the foundation layer, and the third semiconductor layer is electrically insulated from the foundation layer by an insulating film provided between the foundation layer and the third semiconductor layer.Type: GrantFiled: July 30, 2018Date of Patent: April 21, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventors: Takamasa Okawa, Tetsuji Kunitake, Takuji Kanebishi, Yusuke Takagi
-
Patent number: 10629700Abstract: An embodiment is a method of semiconductor processing. The method includes depositing a high-k gate dielectric layer over a semiconductor fin. A barrier layer is deposited over the high-k gate dielectric layer. A silicon passivation layer is deposited over the barrier layer. A nitrogen treatment is performed on the silicon passivation layer. A capping layer is deposited over the silicon passivation layer. The capping layer is annealed.Type: GrantFiled: September 28, 2018Date of Patent: April 21, 2020Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chien-Shun Liao, Huai-Tei Yang, Wang Chun-Chieh, Yueh-Ching Pai, Chun-I Wu
-
Patent number: 10573683Abstract: A light-emitting diode (LED) chip includes a substrate, a conductive layer, a first insulator layer, a light-emitting component, and an ESD protection component. The conductive layer is disposed on the substrate. The first insulator layer is disposed on the conductive layer and has a first opening and a second opening. The light-emitting component is disposed on the first insulator layer and includes a first semiconductor layer, a first quantum well layer, and a second semiconductor layer. The ESD protection component is disposed on the first insulator layer and separated from the light-emitting component. The ESD protection component includes a third semiconductor layer, a second quantum well layer, and a fourth semiconductor layer. The second quantum well layer is disposed between the third and fourth semiconductor layers. The first and fourth semiconductor layers are electrically isolated from each other before packaging the LED chip.Type: GrantFiled: July 26, 2018Date of Patent: February 25, 2020Assignee: LEXTAR ELECTRONICS CORPORATIONInventor: Shiou-Yi Kuo
-
Patent number: 10566296Abstract: In the invention described, magnetic field characteristics of randomly placed magnetized particles are exploited by using the magnetic field fluctuations produced by the particles as measured by a sensor. The magnetized particles generate a complex magnetic field near the surface of an integrated circuit chip on a bank card or identification card that can be used as a “fingerprint.” The positioning and orientation of the magnetized particles is an uncontrolled process, and thus the interaction between the sensor and the particles is complex. The randomness of the magnetic field magnitude and direction near the surface of the material containing the magnetic particles can be used to obtain a unique identifier for an item such as an integrated circuit chip on a bank card or identification card carrying the PUF.Type: GrantFiled: November 10, 2017Date of Patent: February 18, 2020Assignee: Lexmark International, Inc.Inventors: Roger Steven Cannon, William Corbett, Gary A. Denton, James Paul Drummond, Kelly Ann Killeen, Carl E. Sullivan
-
Patent number: 10566186Abstract: Methods and apparatuses suitable for depositing low hydrogen content, hermetic, thin encapsulation layers at temperatures less than about 300° C. are provided herein. Methods involve pulsing plasma while exposing a substrate to deposition reactants, and post-treating deposited encapsulation films to densify and reduce hydrogen content. Post-treatment methods include periodic exposure to inert plasma without reactants and exposure to ultraviolet radiation at a substrate temperature less than about 300° C.Type: GrantFiled: November 2, 2018Date of Patent: February 18, 2020Assignee: Lam Research CorporationInventors: Bart J. van Schravendijk, Akhil Singhal, Joseph Hung-chi Wei, Bhadri N. Varadarajan, Kevin McLaughlin, Casey Holder, Ananda Banerji
-
Patent number: 10566386Abstract: A method of manufacturing a variable memory device includes forming a switching layer on a first conductive layer, forming a heating layer on the switching layer, the heating layer extending in a first direction, performing a first patterning process on the first conductive layer, the switching layer, and the heating layer to form a first trench extending in a second direction intersecting the first direction, forming variable resistance patterns on the heating layer, forming a second conductive layer on the variable resistance patterns, and performing a second patterning process on the switching layer, the heating layer, and the second conductive layer to form a second trench extending in the first direction and being between the variable resistance patterns.Type: GrantFiled: May 29, 2018Date of Patent: February 18, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Ji-Hyun Jeong
-
Patent number: 10553700Abstract: A method is presented for performing a gate cut in a field effect transistor (FET) structure. The method includes forming a plurality of fins and at least one insulating pillar over a semiconductor substrate, depositing a first work function metal layer, removing the first work function metal layer from a first set of fins, depositing a second work function metal layer, depositing a conductive material over the second work function metal layer, forming at least one gate trench through the conductive material and adjacent the first set of fins to separate active gate regions, and filling the at least one gate trench with an insulating material.Type: GrantFiled: May 29, 2018Date of Patent: February 4, 2020Assignee: International Business Machines CorporationInventors: Ruqiang Bao, Siva Kanakasabapathy, Andrew M. Greene
-
Patent number: 10541178Abstract: A method of evaluating the quality of a thin film layer may include: forming the thin film layer on a substrate; applying a stress to the thin film layer; and evaluating the quality of the thin film layer. A device for evaluating the quality of the thin film layer may include a stress chamber for applying a stress to the thin film layer and a refractive index measuring unit for evaluating the quality of the thin film layer based on a rate of change of a refractive index.Type: GrantFiled: June 28, 2017Date of Patent: January 21, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Xianyu Wenxu, Yongyoung Park, Kideok Bae, Wooyoung Yang, Changseung Lee
-
Patent number: 10541137Abstract: A method of doping a substrate. The method may include providing a substrate in a process chamber. The substrate may include a semiconductor structure, and a dopant layer disposed on a surface of the semiconductor structure. The method may include maintaining the substrate at a first temperature for a first interval, the first temperature corresponding to a vaporization temperature of the dopant layer. The method may further include rapidly cooling the substrate to a second temperature, less than the first temperature, and heating the substrate from the second temperature to a third temperature, greater than the first temperature.Type: GrantFiled: June 1, 2018Date of Patent: January 21, 2020Assignee: VARIAN SEMICONDUCTOR EQUIPMENT ASSOCIATES, INC.Inventors: Christopher R. Hatem, Piero Sferlazzo, Roger Fish, Dale K. Stone
-
Patent number: 10535751Abstract: Embodiments disclosed herein relate generally to forming a gate layer in high aspect ratio trenches using a cyclic deposition-treatment process. In an embodiment, a method includes subjecting a substrate surface having at least one feature to a film deposition process to form a conformal film over a bottom surface and along sidewall surfaces of the feature, subjecting the substrate surface to a treatment process to form respective halogen surface layers or respective halogen-terminated layers on the conformal film formed at respective upper portions of the sidewall surfaces, and performing sequentially and repeatedly the film deposition process and the treatment process to fill the feature with the film.Type: GrantFiled: May 30, 2018Date of Patent: January 14, 2020Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: De-Wei Yu, Chien-Hao Chen, Pin-Ju Liang, I-chen Yang
-
Patent number: 10522652Abstract: A semiconductor device and a method for fabricating the same are provided. A structure of the semiconductor device includes a substrate having a device region and an edge region. A plurality of device structures is formed on the substrate. An etching stop layer is disposed in the edge region of the substrate. The etching stop layer is converted from P-type dopants from an exposed surface layer of the substrate.Type: GrantFiled: September 12, 2018Date of Patent: December 31, 2019Assignee: United Microelectronics Corp.Inventors: Po-Wen Su, Chih-Wei Lin, Wei-Chih Lai, Tai-Yen Lin
-
Patent number: 10497826Abstract: A method of manufacturing a light emitting device that includes a plurality of light emitting parts is provided. The method includes providing a base member having a plurality of recesses; mounting at least one light-emitting element in each of the plurality of recesses; disposing a light-transmissive layer continuously covering the plurality of recesses; and removing portions of the light-transmissive layer on the lateral wall between adjacent recesses to expose corresponding portions of the lateral wall, to obtain a plurality of light-transmissive members.Type: GrantFiled: September 25, 2018Date of Patent: December 3, 2019Assignee: NICHIA CORPORATIONInventor: Takeo Kurimoto
-
Patent number: 10497716Abstract: Provided herein is a semiconductor device including: a channel layer; a data storage layer surrounding the channel layer and extending along the channel layer; interlayer insulating layers surrounding the data storage layer and stacked along the channel layer, wherein the interlayer insulating layers are spaced apart from each other, wherein a conductive area is disposed between the interlayer insulating layers; a conductive pattern disposed in the conductive area and surrounding the data storage layer; buffer patterns disposed between the interlayer insulating layers and the data storage layer and surrounding the data storage layer, wherein each of the buffer patterns includes a densified area, wherein the buffer patterns are separated from each other by the conductive area; and a blocking insulating pattern disposed between the conductive pattern and the data storage layer and surrounding the data storage layer.Type: GrantFiled: July 10, 2018Date of Patent: December 3, 2019Assignee: SK hynix Inc.Inventors: In Su Park, Ki Hong Lee, Hye Jeong Cheon
-
Patent number: 10490471Abstract: The present disclosure relates to a wafer-level packaging process. According to an exemplary process, a precursor wafer that includes a device layer with a number of input/output (I/O) contacts, a number of bump structures over the device layer, the stop layer underneath the device layer, and a silicon handle layer underneath the stop layer is provided. Herein, each bump structure is electronically coupled to a corresponding I/O contact. A first mold compound is then applied over the device layer to encapsulate each bump structure. Next, the silicon handle layer is removed substantially. A second mold compound is applied to an exposed surface from which the silicon handle layer was removed. Finally, the first mold compound is thinned down to expose a portion of each bump structure.Type: GrantFiled: May 30, 2018Date of Patent: November 26, 2019Assignee: Qorvo US, Inc.Inventors: Julio C. Costa, Merrill Albert Hatcher, Jr., Peter V. Wright, Jon Chadwick