Patents Examined by Molly K Reida
-
Patent number: 11024665Abstract: An imaging device according to one aspect of the present disclosure includes: a semiconductor substrate; and pixels. Each of the pixels includes: a photoelectric converter that converts incident light into electric charge; a diffusion region provided in the semiconductor substrate and electrically connected to the photoelectric converter; a first transistor including a gate, and the diffusion region as one of a source and a drain; and a plug that is directly connected to the diffusion region, is electrically connected to the photoelectric converter, and includes a semiconductor. The height of the plug and the height of the gate from the surface of the semiconductor substrate are equal to each other.Type: GrantFiled: October 11, 2019Date of Patent: June 1, 2021Assignees: PANASONIC CORPORATION, TOWERJAZZ PANASONIC SEMICONDUCTOR CO., LTD.Inventors: Ryota Sakaida, Yoshihiro Sato, Kosaku Saeki, Hideki Doshita, Takeshi Yamashita
-
Patent number: 11024590Abstract: Systems and methods for placing capacitors between IC bumps and BGA balls are described. In one embodiment, the method may include placing a ball grid array (BGA) package or integrated circuit (IC) package on a printed circuit board (PCB) of an electronic device, and placing a capacitor between a first BGA ball and a second BGA ball of the BGA package and/or placing a capacitor between a first IC bump and a second IC bump of the IC package to maintain impedance of a power delivery network (PDN) of the BGA package or IC package below a target impedance.Type: GrantFiled: December 29, 2017Date of Patent: June 1, 2021Assignee: Seagate Technology LLCInventors: Abhishek Nagaraj Laguvaram, Vinod Arjun Huddar
-
Patent number: 10985258Abstract: Disclosed are a preparation method for a diamond-based field effect transistor and a field effect transistor, relating to the technical field of semi-conductors.Type: GrantFiled: November 6, 2017Date of Patent: April 20, 2021Assignee: The 13th Research Institute of China Electronics Technology Group CorporationInventors: Zhihong Feng, Jingjing Wang, Cui Yu, Chuangjie Zhou, Jianchao Guo, Zezhao He, Qingbin Liu, Xuedong Gao
-
Patent number: 10985231Abstract: A display device includes a substrate, a plurality of active pixels, and a plurality of passive pixels. The substrate has a first display region and a second display region connected to the first display region. The plurality of passive pixels are disposed on the first display region. The plurality of active pixels are disposed on the second display region.Type: GrantFiled: March 22, 2019Date of Patent: April 20, 2021Assignee: Au Optronics CorporationInventors: Peng-Yu Chen, Ya-Pei Kuo, Hong-Shiung Chen
-
Patent number: 10978395Abstract: A semiconductor device includes a semiconductor substrate, a power metallization structure formed above the semiconductor substrate and a barrier layer formed between the power metallization structure and the semiconductor substrate. The barrier layer is configured to prevent diffusion of metal atoms from the power metallization structure in a direction toward the semiconductor substrate. The power metallization structure is in direct contact with the barrier layer or an electrically conductive layer formed on the barrier layer in a first region. The semiconductor device further includes a passivation layer interposed between the barrier layer and the power metallization structure in a second region. Corresponding methods of manufacturing the semiconductor device are also described.Type: GrantFiled: June 30, 2020Date of Patent: April 13, 2021Assignee: Infineon Technologies Austria AGInventors: Ravi Keshav Joshi, Rainer Pelzer, Axel Bürke, Sven Schmidbauer, Michael Nelhiebel
-
Patent number: 10971453Abstract: Various embodiments disclosed relate to a semiconductor package. The present semiconductor package includes a substrate. The substrate is formed from alternating conducting layers and dielectric layers. A first active electronic component is disposed on an external surface of the substrate, and a second active electronic component is at least partially embedded within the substrate. A first interconnect region is formed from a plurality of interconnects between the first active electronic component and the second active electronic component. Between the first active electronic component and the substrate a second interconnect region is formed from a plurality of interconnects. Additionally, a third interconnect region is formed from a plurality of interconnects between the second active electronic component and the substrate.Type: GrantFiled: September 30, 2016Date of Patent: April 6, 2021Assignee: Intel CorporationInventors: Adel A. Elsherbini, Johanna M. Swan, Shawna M. Liff, Henning Braunisch, Krishna Bharath, Javier Soto Gonzalez, Javier A. Falcon
-
Patent number: 10971661Abstract: A system and methods for light-emitting diode (LED) devices with a dimming feature that can tailor a color point shift in the light color temperature of a scattering/transparent layer to enlarge a dim to warm range are disclosed herein. A light-emitting device may include a wavelength converting structure configured to receive light from a light emitting semiconductor structure and an adjacent light scattering structure. The light scattering structure may comprise a plurality of scattering particles with a lower refractive index (RI) than the RI of the matrix material in which the scattering particles are disposed. The wavelength converting structure may include a red phosphor and a green phosphor such that to adjust overlap between green emission and absorption by the red phosphor to correspondingly adjust scattering and magnitude of color shift. In an embodiment, the light scattering structure may be integrated in the wavelength converting structure.Type: GrantFiled: August 19, 2020Date of Patent: April 6, 2021Assignee: LUMILEDS LLCInventors: Daniel Estrada, Marcel Rene Bohmer, Jacobus Johannes Francisus Gerardus Heuts, Kentaro Shimizu, Michael David Camras
-
Patent number: 10971602Abstract: An embodiment is a method of semiconductor processing. The method includes depositing a high-k gate dielectric layer over a semiconductor fin. A barrier layer is deposited over the high-k gate dielectric layer. A silicon passivation layer is deposited over the barrier layer. A nitrogen treatment is performed on the silicon passivation layer. A capping layer is deposited over the silicon passivation layer. The capping layer is annealed.Type: GrantFiled: April 20, 2020Date of Patent: April 6, 2021Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chien-Shun Liao, Huai-Tei Yang, Chun Chieh Wang, Yueh-Ching Pai, Chun-I Wu
-
Patent number: 10964717Abstract: Methods and apparatus for forming a plurality of nonvolatile memory cells are provided herein. In some embodiments, the method, for example, includes forming, on a substrate, a stack of alternating layers including a first layer of material and a second layer of material different from the first layer of material; forming a memory hole in the stack of alternating layers of the first layer of material and the second layer of material; depositing a layer of blocking oxide on sides defining the memory hole; depositing a layer of silicon atop the layer of blocking oxide to form a silicon channel; deposit core oxide to fill the silicon channel; removing the first layer of material to form spaces between the alternating layers of the second material; and one of depositing a third layer of material to partially fill the spaces to leave air gaps therein or depositing a fourth layer of material to fill the spaces.Type: GrantFiled: August 1, 2019Date of Patent: March 30, 2021Assignee: APPLIED MATERIALS, INC.Inventors: Sung-Kwan Kang, Gill Lee, Chang Seok Kang, Tomohiko Kitajima
-
Patent number: 10957625Abstract: Semiconductor devices having one or more vias filled with an electrically conductive material are disclosed herein. In one embodiment, a semiconductor device includes a semiconductor substrate having a first side, a plurality of circuit elements proximate to the first side, and a second side opposite the first side. A via can extend between the first and second sides, and a conductive material in the via can extend beyond the second side of the substrate to define a projecting portion of the conductive material. The semiconductor device can have a tall conductive pillar formed over the second side and surrounding the projecting portion of the conductive material, and a short conductive pad formed over the first side and electrically coupled to the conductive material in the via.Type: GrantFiled: December 29, 2017Date of Patent: March 23, 2021Assignee: Micron Technology, Inc.Inventors: Anilkumar Chandolu, Wayne H. Huang, Sameer S. Vadhavkar
-
Patent number: 10957733Abstract: A method of assembling a photodetector assembly includes depositing bumps on a read out integrated circuit (ROIC) without depositing bumps on a photodiode array (PDA). The method includes assembling the PDA and ROIC together wherein each bump electrically interconnects the ROIC with a respective contact of the PDA. A photodetector assembly includes a PDA. A ROIC is assembled to the PDA, wherein the ROIC is electrically interconnected with the PDA through a plurality of electrically conductive bumps. Each bump is confined within a respective pocket between the ROIC and a respective contact of the PDA. The disclosed methods can enable focal plane array manufacturers to achieve low-cost production of ultra-fine pitch, large format imaging arrays.Type: GrantFiled: June 16, 2020Date of Patent: March 23, 2021Assignee: Sensors Unlimited, Inc.Inventors: Wei Zhang, Douglas Stewart Malchow, Michael J. Evans, Wei Huang, Paul L. Bereznycky, Namwoong Paik
-
Patent number: 10950559Abstract: An electronic integrated circuit chip includes a semiconductor substrate with a front side and a back side. A first reflective shield is positioned adjacent the front side of the semiconductor substrate and a second reflective shield is positioned adjacent the back side of the semiconductor substrate. Photons are emitted by a photon source to pass through the semiconductor substrate and bounce off the first and second reflective shields to reach a photon detector at the front side of the semiconductor substrate. The detected photons are processed in order to determine whether to issue an alert indicating the existence of an attack on the electronic integrated circuit chip.Type: GrantFiled: June 10, 2019Date of Patent: March 16, 2021Assignees: STMicroelectronics (Rousset) SAS, STMicroelectronics (Research & Development) LimitedInventors: Mathieu Lisart, Bruce Rae
-
Patent number: 10944083Abstract: A method for manufacturing an array substrate, an array substrate and a display panel are provided herein. The method for manufacturing the array substrate includes: forming an inorganic layer on a base substrate; defining a preset region in a marginal region of the base substrate, and removing the inorganic layer in the preset region; and cutting the base substrate or the base substrate together with one or more layers on the base substrate in the preset region.Type: GrantFiled: October 16, 2018Date of Patent: March 9, 2021Assignees: BOE TECHNOLOGY GROUP CO., LTD., CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventors: Chong Lv, Fuqiang Tang, Xiaonan Liu, Yihong Zeng, Ruinan Song, Fujiang Jin
-
Patent number: 10937727Abstract: A semiconductor module includes a metal plate; a solder applied on the metal plate; a component-to-be-bonded mounted on the solder; and a linear guide portion delineated along a circumference of the component-to-be-bonded on a top surface of the metal plate, and including a metal surface having greater surface roughness than a peripheral region.Type: GrantFiled: March 22, 2019Date of Patent: March 2, 2021Assignee: FUJI ELECTRIC CO., LTD.Inventor: Yuhei Nishida
-
Patent number: 10916627Abstract: A semiconductor device includes a plurality of nano sheet stacks disposed above a substrate. Each nanosheet stack has a first nanosheet and a first sacrificial layer, the first nanosheet and the first sacrificial layer each include a first end and a second end. The first end and the second end of the first sacrificial layer are recessed from the first and second ends of the first nanosheet. Each nanosheet stack has a bottom sacrificial layer formed on top of the substrate. The bottom sacrificial layer has a first end and a second end, which are recessed from the first and second ends of the first nanosheet. The semiconductor also has a source or drain (S/D) structures formed in contact with the first end and the second end of the first nanosheet. The S/D structures are isolated from the substrate by the bottom sacrificial layer.Type: GrantFiled: March 22, 2019Date of Patent: February 9, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Nicolas Loubet, Pietro Montanini
-
Patent number: 10916662Abstract: An oxide thin film transistor, an array substrate, and preparation methods thereof are disclosed. The method for preparing an oxide thin film transistor comprises a step of forming a pattern comprising an oxide semiconductor active layer on a substrate, wherein the step comprises: forming an amorphous oxide semiconductor thin film on the substrate; performing an excimer laser annealing, at least at a position in the amorphous oxide semiconductor thin film corresponding to a channel region of oxide semiconductor active layer to be formed, such that the amorphous oxide semiconductor material at the laser-annealed position is crystallized, to form a crystalline oxide semiconductor material; and forming the pattern comprising the oxide semiconductor active layer.Type: GrantFiled: August 1, 2019Date of Patent: February 9, 2021Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Feng Guan, Guangcai Yuan, Zhi Wang, Chen Xu, Qi Yao, Zhanfeng Cao, Ce Ning, Woobong Lee, Lei Chen
-
Patent number: 10910357Abstract: The present disclosure provides a semiconductor package structure. The semiconductor package structure includes a first die, a second die and a hybrid bonding structure disposed between the first die and the second die. The first die includes a first front side and a first back side opposite to the first front side. The second die includes a second front side and a second back side opposite to the second front side. The hybrid bonding structure is disposed between the first back side of the first die and the second front side of the second die. The first die and the second die are bonded to each other by the hybrid bonding structure. The hybrid bonding structure includes an organic barrier layer and an inorganic barrier layer bonded to each other.Type: GrantFiled: March 21, 2019Date of Patent: February 2, 2021Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Shing-Yih Shih
-
Patent number: 10886441Abstract: Light emitting devices (LEDs) are described. An LED includes a light emitting semiconductor structure that includes a light emitting active layer disposed between an n-layer and a p-layer. A wavelength converting material may be disposed adjacent the light emitting semiconductor structure. The wavelength converting material includes multiple pores, at least one of which contains a second material. An absolute value of a ratio of a coefficient of thermal expansion of the second material to a coefficient of thermal expansion of the wavelength converting material is at least two in an embodiment, at least ten in another embodiment, at least 100 in another embodiment, and at least 1,000 in yet another embodiment.Type: GrantFiled: August 28, 2020Date of Patent: January 5, 2021Assignee: Lumileds LLCInventors: Daniel Estrada, Marcel Rene Bohmer, Jacobus Johannes Francisus Gerardus Heuts, Kentaro Shimizu, Michael David Camras
-
Patent number: 10879369Abstract: A semiconductor device includes a fin extending from an upper surface of a substrate, a gate stack disposed over the fin, a first dielectric material disposed on a sidewall of the gate stack, an epitaxy region disposed adjacent the fin, a second dielectric material disposed on the epitaxy region and on a sidewall of the first dielectric material, wherein the second dielectric material has a greater thickness in a first portion over the epitaxy region than in a second portion over the epitaxy region disposed closer to the substrate than the first portion, a third dielectric material disposed on the second dielectric material, and a conductive feature extending through the third dielectric material and the second dielectric material to contact the epitaxy region.Type: GrantFiled: July 20, 2020Date of Patent: December 29, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Hsiang-Wei Lin
-
Patent number: 10868032Abstract: In an example of forming a stacked memory array, a stack of alternating first and second dielectrics is formed. A dielectric extension is formed through the stack such that a first portion of the dielectric extension is in a first region of the stack between a first group of semiconductor structures and a second group of semiconductor structures in a second region of the stack and a second portion of the dielectric extension extends into a third region of the stack that does not include the first and second semiconductor structures. An opening is formed through the first region, while the dielectric extension couples the alternating first and second dielectrics in the third region to the alternating first and second dielectrics in the second region.Type: GrantFiled: October 15, 2018Date of Patent: December 15, 2020Assignee: Micron Technology, Inc.Inventors: Paolo Tessariol, Yoshiaki Fukuzumi