Patents Examined by Natalia A Gondarenko
-
Patent number: 11695082Abstract: A non-volatile memory cell is described. The non-volatile memory cell includes a substrate, insulators, a floating gate and a control gate. The substrate has a first fin and a second fin, wherein the second fin is located at a first side of the first fin and a conductive type of the second fin is different from that of the first fin. The insulators are located over the substrate, wherein the first fin and the second fin are respectively located between the insulators. The floating gate is located over the first fin, the insulators and the second fin. The control gate includes the second fin.Type: GrantFiled: June 17, 2021Date of Patent: July 4, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jiun Shiung Wu, Ya-Chin King, Chrong-Jung Lin
-
Patent number: 11695093Abstract: A device emitting mid-infrared light that comprises a semiconductor substrate of GaSb or closely related material. The device can also comprise epitaxial heterostructures of InAs, GaAs, AlSb, and related alloys forming light emitting structures cascaded by tunnel junctions. Further, the device can comprise light emission from the front, epitaxial side of the substrate.Type: GrantFiled: November 11, 2019Date of Patent: July 4, 2023Assignee: Analog Devices, Inc.Inventors: Shrenik Deliwala, Ryan Michael Iutzi
-
Patent number: 11688795Abstract: A semiconductor device is disclosed. A semiconductor device according to an example of the present disclosure includes a gate electrode of a ring shape having an opening area on a substrate; a P-type deep well region formed in the opening area; a drain region formed on the P-type deep well region; an N-type well region overlapping with the gate electrode; a source region formed in the N-type well region; a bulk tab region formed by being isolated from the source region by a first isolation region; a P-type drift region formed in contact with the N-type well region; and a second isolation region formed near the bulk tab region.Type: GrantFiled: May 3, 2022Date of Patent: June 27, 2023Assignee: KEY FOUNDRY CO., LTD.Inventors: Hyun Kwang Shin, Jung Hwan Lee
-
Patent number: 11683940Abstract: A variable resistance memory device and a method of manufacturing the same, the variable resistance memory device including a substrate including a first memory region and a second memory region; a plurality of first memory cells on the first memory region; and a plurality of second memory cells on the second memory region, wherein each of the first memory cells includes a first resistance element and a selection element, each of the second memory cells includes a second resistance element, and a maximum value of a variable resistance of the second resistance element is less than a maximum value of a variable resistance of the first resistance element.Type: GrantFiled: June 4, 2021Date of Patent: June 20, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Dongkyu Lee
-
Patent number: 11678544Abstract: A display device according to an embodiment of the present invention includes a display panel having a through hole in a display area including a plurality of pixels. The display panel includes a substrate, and an organic light-emitting diode including a first electrode provided above the substrate for each of the pixels, a second electrode provided over the plurality of pixels, and an organic electroluminescence layer arranged between the first electrode and the second electrode. The through hole penetrates at least the second electrode, and the second electrode includes an oxidized part exposed at an inner surface of the through hole.Type: GrantFiled: September 13, 2021Date of Patent: June 13, 2023Assignee: Japan Display Inc.Inventor: Masato Ito
-
Patent number: 11670552Abstract: A method includes forming a patterned etching mask, which includes a plurality of strips, and etching a semiconductor substrate underlying the patterned etching mask to form a first plurality of semiconductor fins and a second plurality of semiconductor fins. The patterned etching mask is used as an etching mask in the etching. The method further includes etching the second plurality of semiconductor fins without etching the first plurality of semiconductor fins. An isolation region is then formed, and the first plurality of semiconductor fins has top portions protruding higher than a top surface of the isolation region.Type: GrantFiled: April 26, 2021Date of Patent: June 6, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ryan Chia-Jen Chen, Yih-Ann Lin, Chia Tai Lin, Chao-Cheng Chen
-
Patent number: 11664284Abstract: A display device includes a display area, a peripheral area, a pad portion, a bending area, a first crack detection circuit, and a first crack detection line. The display area includes pixels and data lines. The peripheral area is disposed outside the display area. The pad portion is disposed in the peripheral area. The bending area is disposed in the peripheral area. The bending area is bendable or in a bent state. The first crack detection circuit is disposed between the display area and the pad portion. The first crack detection circuit includes switches. The first crack detection line includes a first curved portion disposed in the bending area. The first crack detection line is connected between the pad portion and the first crack detection circuit.Type: GrantFiled: July 12, 2021Date of Patent: May 30, 2023Assignee: Samsung Display Co., Ltd.Inventors: Hyun Woong Kim, Won Kyu Kwak, Seung-Kyu Lee
-
Patent number: 11652164Abstract: An IGBT and a manufacturing method therefor, wherein a target region in the IGBT is doped with first ions; the target region comprises at least one of a P-type substrate (11), a P-type well region (13), and a P-type source region (14); and the diffusion coefficient of the first ions is greater than the diffusion coefficients of boron ions. A PN junction formed by means of the present invention is a gradual junction, thereby improving breakdown voltage, shortening turn-off time, and improving anti-latch capability.Type: GrantFiled: June 12, 2019Date of Patent: May 16, 2023Assignee: GTA Semiconductor Co., Ltd.Inventors: Xueliang Wang, Jianhua Liu, Jinrong Lang, Yaneng Min
-
Patent number: 11646345Abstract: A semiconductor structure and a manufacturing method thereof is provided.Type: GrantFiled: August 27, 2020Date of Patent: May 9, 2023Assignee: ENKRIS SEMICONDUCTOR, INC.Inventor: Kai Cheng
-
Patent number: 11646366Abstract: A disclosed semiconductor device includes an electron transit layer; an electron supply layer disposed above the electron transit layer; a source electrode, a drain electrode, and a gate electrode, the source electrode, the drain electrode, and the gate electrode being disposed on the electron supply layer; a first capping layer disposed on the electron supply layer between the gate electrode and the drain electrode; and a negative charge generation layer disposed on the first capping layer, the negative charge generation layer being configured to generate a negative charge.Type: GrantFiled: December 21, 2020Date of Patent: May 9, 2023Assignee: FUJITSU LIMITEDInventors: Kozo Makiyama, Shirou Ozaki, Atsushi Yamada, Junji Kotani
-
Patent number: 11637086Abstract: A method includes bonding a first and a second package component on a top surface of a third package component, and dispensing a polymer. The polymer includes a first portion in a space between the first and the third package components, a second portion in a space between the second and the third package components, and a third portion in a gap between the first and the second package components. A curing step is then performed on the polymer. After the curing step, the third portion of the polymer is sawed to form a trench between the first and the second package components.Type: GrantFiled: January 4, 2021Date of Patent: April 25, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Szu-Wei Lu, Ying-Da Wang, Li-Chung Kuo, Jing-Cheng Lin
-
Patent number: 11631654Abstract: A method includes bonding a first and a second package component on a top surface of a third package component, and dispensing a polymer. The polymer includes a first portion in a space between the first and the third package components, a second portion in a space between the second and the third package components, and a third portion in a gap between the first and the second package components. A curing step is then performed on the polymer. After the curing step, the third portion of the polymer is sawed to form a trench between the first and the second package components.Type: GrantFiled: November 10, 2020Date of Patent: April 18, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Szu-Wei Lu, Ying-Da Wang, Li-Chung Kuo, Jing-Cheng Lin
-
Patent number: 11631664Abstract: A resistor-transistor-logic (RTL) circuit with GaN structure, including a GaN layer, a AlGaN barrier layer on the GaN layer, multiple p-type doped GaN capping layers on the AlGaN barrier layer, wherein parts of the p-type doped GaN capping layers in a high-voltage region and in a low-voltage region convert the underlying GaN layer into gate depletion areas, the GaN layer not covered by the p-type doped GaN capping layers in a resistor region becomes a 2DEG resistor.Type: GrantFiled: October 21, 2020Date of Patent: April 18, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventors: Kuo-Hsing Lee, Sheng-Yuan Hsueh, Chien-Liang Wu, Te-Wei Yeh, Yi-Chun Chen
-
Patent number: 11631757Abstract: The present disclosure relates to a graphene spin transistor for all-electrical operation at room temperature and a logic gate using the graphene Rashba spin transistor. A graphene spin transistor of the present disclosure provides a graphene spin FET (Field Effect Transistor) for all-electrical operation at room temperature without a magnetic field or a ferromagnetic electrode by utilizing the Rashba-Edelstein effect in the graphene or the spin Hall effect of a TMDC (Transition Metal Dichalcogenide) material in order to replace CMOS transistors and extend Moore's Law, and further provides a logic gate using the graphene Rashba spin transistor.Type: GrantFiled: July 28, 2020Date of Patent: April 18, 2023Assignee: Korea Advanced Institute of Science and TechnologyInventor: Sungjae Cho
-
Patent number: 11631759Abstract: An ESD protection device may be provided, including: a substrate including a first conductivity region and a second conductivity region arranged therein. The first conductivity region may include a first terminal region and a second terminal region electrically coupled with each other. The second conductivity region may include a third terminal region and a fourth terminal region electrically coupled with each other. The second conductivity region may further include a fifth terminal region electrically coupled with the first and second terminal regions. The fifth terminal region may be arranged laterally between the third terminal region and the fourth terminal region. The first conductivity region, the first terminal region, the third terminal region, and the fifth terminal region may have a first conductivity type. The second conductivity region, the second terminal region, and the fourth terminal region may have a second conductivity type different from the first conductivity type.Type: GrantFiled: February 2, 2021Date of Patent: April 18, 2023Assignee: GLOBALFOUNDRIES U.S. Inc.Inventors: Meng Miao, Alain François Loiseau, Souvick Mitra, Robert John Gauthier, Jr., You Li, Wei Liang
-
Patent number: 11626512Abstract: An ESD protection device may include a substrate having first and second substrate layers, and first and second bridged regions. Each substrate layer may include first and second border regions and a middle region laterally therebetween. Each bridged region may be arranged within the middle region and a respective border region of the second substrate layer. The middle region of the second substrate layer may be laterally narrower than the middle region of the first substrate layer. Each border region of the second substrate layer may be partially arranged over the middle region of the first substrate layer and partially arranged over a respective border region of the first substrate layer. The border regions of the substrate layers, and the bridged regions may have a first conductivity type, and the middle regions of the substrate layers may have a second conductivity type different from the first conductivity type.Type: GrantFiled: January 15, 2021Date of Patent: April 11, 2023Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Jie Zeng, Milova Paul, Sagar Premnath Karalkar
-
Patent number: 11621340Abstract: The present disclosure relates to a method for fabricating a field-effect transistor structure on a substrate. The method includes forming a first semiconductor structure on the substrate, forming above the first semiconductor structure a gate structure that comprises a spacer layer laterally terminating the gate structure and has a lower etch rate than the first semiconductor structure with respect to a predetermined etchant, forming an undercut below the spacer layer by recessing the first semiconductor structure using the etchant, the undercut extending laterally below the spacer layer by not more than the thickness of the spacer layer, forming on the first semiconductor structure a second semiconductor structure filling the undercut, and forming a third semiconductor structure above the first semiconductor structure, wherein one of the second and third semiconductor structures forms the source of the field-effect transistor structure and the other one forms the drain.Type: GrantFiled: November 12, 2019Date of Patent: April 4, 2023Assignee: International Business Machines CorporationInventors: Clarissa Convertino, Cezar Bogdan Zota, Lukas Czornomaz, Kirsten Emilie Moselund
-
Patent number: 11616121Abstract: The present disclosure provides a silicon controlled rectifier and a manufacturing method thereof. The silicon controlled rectifier comprises: an N-type well 60, an upper portion of which is provided with a P-type heavily doped region 20 and an N-type heavily doped region 28; an N-type well 62, an upper portion of which is provided with a P-type heavily doped region 22 and an N-type heavily doped region 26; and a P-type well 70 connecting the N-type well 60 and 62, an upper portion of which is provided with a P-type heavily doped region 24; wherein a first electrode structure is in mirror symmetry with a second electrode structure with respect to the P-type heavily doped region 24, and active regions of the N-type well 60 and 62 are respectively provided between the P-type heavily doped region 24 and each of the N-type heavily doped region 28 and 26.Type: GrantFiled: April 26, 2021Date of Patent: March 28, 2023Assignee: SHANGHAI HUALI MICROELECTRONICS CORPORATIONInventor: Tianzhi Zhu
-
Patent number: 11610779Abstract: An ion implanted region is formed by implanting Mg ions into a predetermined region of the surface of the first p-type layer. Subsequently, a second n-type layer is formed on the first p-type layer and the ion implanted region. A trench is formed by dry etching a predetermined region of the surface of the second n-type layer until reaching the first n-type layer. Next, heat treatment is performed to diffuse Mg. Thus, a p-type impurity region is formed in a region with a predetermined depth from the surface of the first n-type layer below the ion implanted region. Since the trench is formed before the heat treatment, Mg is not diffused laterally beyond the trench. Therefore, the width of the p-type impurity region is almost the same as the width of the first p-type layer divided by the trench.Type: GrantFiled: January 26, 2021Date of Patent: March 21, 2023Assignee: TOYODA GOSEI CO., LTD.Inventors: Kota Yasunishi, Yukihisa Ueno
-
Patent number: 11605725Abstract: An insulated gate bipolar transistor and a fabrication method therefor, wherein the fabrication method for the insulated gate bipolar transistor comprises the following steps: implanting hydrogen ions, arsenic ions, or nitrogen ions into a substrate from a back surface of the insulated gate bipolar transistor so as to form an n-type heavily doped layer (202) of a reverse conduction diode, the reverse conduction diode being a reverse conduction diode built into the insulated gate bipolar transistor. The described fabrication method and the obtained insulated gate bipolar transistor from a recombination center in an n+ junction of the reverse conduction diode, thereby accelerating the reverse recovery speed of the built-in reverse conduction diode, shortening the reverse recovery time thereof, and improving the performance of the insulated gate bipolar transistor.Type: GrantFiled: May 17, 2019Date of Patent: March 14, 2023Assignee: ADVANCED SEMICONDUCTOR MANUFACTURING CORPORATION., LTD.Inventors: Xueliang Wang, Jianhua Liu, Jinrong Lang, Yaneng Min